











**TCA9544A** SCPS209C - MAY 2014-REVISED NOVEMBER 2019

# TCA9544A Low Voltage 4-Channel I<sup>2</sup>C and SMBus Multiplexer With Interrupt Logic

#### **Features**

- 1-of-4 Bidirectional Translating Switches
- I<sup>2</sup>C Bus and SMBus Compatible
- Four Active-Low Interrupt Inputs
- Active-Low Interrupt Output
- Three Address Pins, Allowing up to Eight TCA9544A Devices on the I<sup>2</sup>C Bus
- Channel Selection Via I<sup>2</sup>C Bus
- Power-Up With All Switch Channels Deselected
- Low R<sub>ON</sub> Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
- No Glitch on Power-Up
- Supports Hot Insertion
- Low Standby Current
- Operating Power Supply Voltage Range of 1.65 V to 5.5 V
- 5.5-V Tolerant Inputs
- 0 to 400-kHz Clock Frequency
- Latch-Up Performance Exceeds 100 mA Per JESD 78
- ESD Protection Exceeds JESD 22
  - 4000-V Human-Body Model (A114-A)
  - 1500-V Charged-Device Model (C101)

### 2 Applications

- Servers
- Routers (Telecom Switching Equipment)
- **Factory Automation**
- Products With I<sup>2</sup>C Slave Address Conflicts (For Example, Multiple, Identical Temp Sensors)

### 3 Description

TCA9544A is a 4-channel, bidirectional translating I2C Muliplexer. The master SCL/SDA signal pair is directed to one of the four channels of slave devices, SC0/SD0-SC3/SD3. Four interrupt inputs (INT3-INT0), one for each of the downstream pairs, are provided. One interrupt output (INT) acts as an AND of the four interrupt inputs.

A power-on reset function returns the registers to their default state and initializes the I2C state machine, with all channels deselected.


The pass gates of the switches are constructed such that the VCC pin can be used to limit the maximum high voltage which will be passed by the TCA9544A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5.5 V tolerant.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TCA9544A	TSSOP (20)	6.50 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic






# **Table of Contents**

1	Features 1		8.3 Feature Description	
2	Applications 1		8.4 Device Functional Modes	11
3	Description 1		8.5 Programming	
4	Revision History2		8.6 Control Register	13
5	Pin Configuration and Functions3	9	Application and Implementation	16
6	Specifications4		9.1 Application Information	16
Ū	6.1 Absolute Maximum Ratings		9.2 Typical Application	16
	6.2 ESD Ratings	10	Power Supply Recommendations	19
	6.3 Recommended Operating Conditions		10.1 Power-On Reset Requirements	19
	6.4 Thermal Information	11	Layout	21
	6.5 Electrical Characteristics		11.1 Layout Guidelines	21
	6.6 I <sup>2</sup> C Interface Timing Requirements		11.2 Layout Example	21
	6.7 Switching Characteristics	12	Device and Documentation Support	
	6.8 Interrupt Timing Requirements		12.1 Receiving Notification of Documentation Upo	dates 22
	6.9 Typical Characteristics		12.2 Support Resources	22
7	Parameter Measurement Information 8		12.3 Trademarks	22
8	Detailed Description		12.4 Electrostatic Discharge Caution	22
٠	8.1 Overview		12.5 Glossary	
	8.2 Functional Block Diagram	13		
	0.2 Tunctional block blagfam10		Information	22
F	Revision History			
han	ges from Revision B (May 2018) to Revision C			Page
_	hanged V 1 65 V to 5.5 V To: V 2.5 V in Figure 15			16

CI	nanges from Revision B (May 2018) to Revision C	Page
<u>.</u>	Changed V <sub>CC</sub> = 1.65 V to 5.5 V To: V <sub>CC</sub> = 2.5 V in Figure 15	16
CI	nanges from Revision A (May 2014) to Revision B	Page
•	Changed the first paragraph of the Description.	1
•	Added T <sub>stg</sub> to the <i>Absolute Maximum Ratings</i> table	4
•	Changed the first paragraph of the Overview section	10
•	Changed "switch" to "multiplexer" in the Feature Description section	11
•	Changed text in the <i>Control Register Definition</i> section From: "One or several SCn/SDn downstream pairs, or channels, are selected" To: "One SCn/SDn downstream pair, or channel, is selected"	14
CI	nanges from Original (May 2014) to Revision A	Page
	Updated document from PREVIEW to PRODUCTION DATA.	1



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		DESCRIPTION			
NAME	NO.	DESCRIPTION			
A0	1	Address input 0. Connect directly to V <sub>CC</sub> or ground.			
A1	2	Address input 1. Connect directly to V <sub>CC</sub> or ground.			
A2	3	Address input 2. Connect directly to V <sub>CC</sub> or ground.			
ĪNT0	4	Active-low interrupt input 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.			
SD0	5	Serial data 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.			
SC0	6	Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.			
ĪNT1	7	Active-low interrupt input 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.			
SD1	8	Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.			
SC1	9	Serial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.			
GND	10	Ground			
ĪNT2	11	Active-low interrupt input 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.			
SD2	12	Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.			
SC2	13	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.			
ĪNT3	14	Active-low interrupt input 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.			
SD3	15	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.			
SC3	16	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.			
ĪNT	17	Active-low interrupt output. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.			
SCL	18	Serial clock line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.			
SDA	19	Serial data line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.			
VCC	20	Supply power			

<sup>(1)</sup>  $V_{DPUX}$  is the pull-up reference voltage for the associated data line.  $V_{DPUM}$  is the master  $I^2C$  reference voltage while  $V_{DPU0} - V_{DPU3}$  are the slave channel reference voltages.



## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	-0.5	7	V
VI	Input voltage (2)	-0.5	7	V
I <sub>I</sub>	Input current		±20	mA
Io	Output current		±25	mA
	Continuous current through V <sub>CC</sub>		±100	mA
	Continuous current through GND		±100	mA
P <sub>tot</sub>	Total power dissipation		400	mW
$T_A$	Operating free-air temperature range	-40	85	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

			MIN	MAX	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	-4000	4000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-1500	1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	5.5	V
V	High-level input voltage	SCL, SDA	$0.7 \times V_{CC}$	6	V
V <sub>IH</sub>		A2–A0, INT3–INT0	0.7 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5	
.,	Low-level input voltage	SCL, SDA	-0.5	0.3 × V <sub>CC</sub>	V
V <sub>IL</sub>		A2–A0, INT3–INT0	-0.5	0.3 × V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 6.4 Thermal Information<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		TCA9544A			
	THERMAL METRIC <sup>(1)</sup>				
		20 PIN			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	118.2	°C/W		
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	51.4	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	69.3	°C/W		
ΨЈТ	Junction-to-top characterization parameter	7.7	°C/W		
ΨЈВ	Junction-to-board characterization parameter	68.8	v		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics(1)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP <sup>(2)</sup>	MAX	UNIT												
V <sub>PORR</sub>	Power-on reset rising	voltage, V <sub>CC</sub>	No load:	V <sub>I</sub> = V <sub>CC</sub> or GND			1.2	1.5	٧											
$V_{PORF}$	Power-on reset falling (3)	voltage, V <sub>CC</sub>	No load:	$V_I = V_{CC}$ or GND		8.0	1		٧											
					5 V		3.6													
					4.5 to 5.5 V	2.6		4.5												
					3.3 V		1.9													
.,	0 11 1 1		., .,	100 4	3 to 3.6 V	1.6		2.8												
$V_{pass}$	Switch output vo	oltage	$V_{SWin} = V_{CC}$	$I_{SWout} = -100 \mu A$	2.5 V		1.4		V											
					2.3 to 2.7 V	1.0		1.8												
					1.8 V		0.8													
					1.65 to 1.95 V	0.5		1.1												
I <sub>OH</sub>	ĪNT		$V_O = V_{CC}$		1.65 to 5.5 V			10	μΑ											
	OD A		V <sub>OL</sub> = 0.4 V			3	7													
I <sub>OL</sub>	SDA		V <sub>OL</sub> = 0.6 V		1.65 to 5.5 V	6	10		mA											
	ĪNT		V <sub>OL</sub> = 0.4 V			3														
	SCL, SDA							±1												
	SC3-SC0, SD3-SD0		V V - OND					±1												
I <sub>I</sub>	A2-A0		V <sub>I</sub> = V <sub>CC</sub> or GND		1.65 to 5.5 V			±1	μА											
	INT3-INT0							±1												
	Operating mode	f <sub>SCL</sub> = 400 kHz	V <sub>I</sub> = V <sub>CC</sub> or GND		5.5 V		50													
					3.6 V		20													
			$I_{O} = 0$ $t_{r,max} = 300 \text{ ns}$		2.7 V		11													
			r,max = 555 ms		1.65 V		6													
		f <sub>SCL</sub> = 100 kHz	$V_1 = V_{CC}$ or GND $I_0 = 0$		5.5 V		35													
				ND	3.6 V		14													
			$I_O = 0$ $t_{r,max} = 1 \mu s$		2.7 V		5													
			$t_{r,max} = 1 \mu s$		1.65 V		2													
I <sub>CC</sub>					5.5 V		1.6	2	μΑ											
																	3.6 V		1.0	1.3
		Low inputs	V <sub>I</sub> = GND	I <sub>O</sub> = 0	2.7 V		0.7	1.1	1											
					1.65 V		0.4	0.55												
	Standby mode				5.5 V		1.6	2												
					3.6 V		1.0	1.3												
		High inputs	$V_I = V_{CC}$	$I_{O} = 0$	2.7 V		0.7	1.1												
					1.65 V		0.4	0.55												
-		INITO INITO	One INT3-INT0 in Other inputs at V				3	20												
A.I.	Supply-current	ĪNT3–ĪNT0	One INT3-INT0 in Other inputs at V	nput at V <sub>CC</sub> – 0.6 V, <sub>CC</sub> or GND	4.05.4.5.5.4		3	20	٨											
Δl <sub>CC</sub>	change	SCL, SDA	SCL or SDA inpu Other inputs at V	t at 0.6 V, <sub>CC</sub> or GND	1.65 to 5.5 V		2	15	μΑ											
		JOL, JUA	SCL or SDA inpu Other inputs at V	ts at V <sub>CC</sub> – 0.6 V, <sub>CC</sub> or GND			2	15												
C <sub>i</sub>	A2–A0 INT3–INT0		V <sub>I</sub> = V <sub>CC</sub> or GND		1.65 to 5.5 V		4.5 4.5	6	pF											

 <sup>(1)</sup> For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges.
 (2) All typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V V<sub>CC</sub>), T<sub>A</sub> = 25°C.
 (3) The power-on reset circuit resets the I<sup>2</sup>C bus logic when V<sub>CC</sub> < V<sub>PORF</sub>.



### Electrical Characteristics(1) (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>CC</sub>	MIN TYP <sup>(2)</sup>	MAX	UNIT
C (4)	SCL, SDA	V V as CND	Switch OFF	1.65 to 5.5 V	15	19	~F
C <sub>io(OFF)</sub> (4)	SC3-SC0, SD3-SD0	$V_I = V_{CC}$ or GND			6	8	pF
	Switch-on resistance $\frac{V_{O} = 0.4 \text{ V}}{V_{O} = 0.4 \text{ V}}$	V <sub>O</sub> = 0.4 V	I <sub>O</sub> = 15 mA	4.5 to 5.5 V	10	16	
В				3 to 3.6 V	13	20	0
R <sub>ON</sub>		V 0.4.V	1 10 mA	2.3 to 2.7 V	16	45	Ω
		V <sub>O</sub> = 0.4 V	$I_O = 10 \text{ mA}$	1.65 to 1.95 V	25	70	

<sup>(4)</sup> C<sub>io(ON)</sub> depends on device capacitance and load that is downstream from the device.

### 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

			STANDARD-MODE I <sup>2</sup> C BUS		FAST-MOD I <sup>2</sup> C BUS		UNIT
			MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		0.6		μS
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		1.3		μS
t <sub>sp</sub>	I <sup>2</sup> C spike time			50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0 <sup>(1)</sup>		0 <sup>(1)</sup>		μS
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	20 + 0.1C <sub>b</sub> (2)	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time (10-pF to 400-p	oF bus)		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and	d start	4.7		1.3		μS
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition	n setup	4.7		0.6		μS
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition	n hold	4		0.6		μS
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		0.6		μS
t <sub>vdL(Data)</sub>	Valid-data time (high to low) (3)	SCL low to SDA output low valid		1		1	μS
t <sub>vdH(Data)</sub>	Valid-data time (low to high) (3)	SCL low to SDA output high valid		0.6		0.6	μS
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μ\$
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400		400	pF

<sup>(1)</sup> A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V<sub>IH</sub> min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

### 6.7 Switching Characteristics

over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 5)

PARAMETER			FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t <sub>pd</sub> <sup>(1)</sup>	Propagation delay time	$R_{ON} = 20 \ \Omega, \ C_{L} = 15 \ pF$	CDA ** COI	SDn or SCn	0.3	no
		$R_{ON} = 20 \ \Omega, \ C_{L} = 50 \ pF$	SDA or SCL	2011 OF 2011	1	ns
t <sub>iv</sub>	Interrupt valid time (2)		ĪNTn	ĪNT	4	μS
t <sub>ir</sub> Interrupt reset delay time <sup>(2)</sup>		ĪNTn	ĪNT	2	μS	

<sup>(1)</sup> The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

<sup>(2)</sup> C<sub>b</sub> = total bus capacitance of one bus line in pF

<sup>(3)</sup> Data taken using a 1-k $\Omega$  pullup resistor and 50-pF load (see Figure 5).

<sup>(2)</sup> Data taken using a 4.7-kΩ pullup resistor and 100-pF load (see Figure 6).




### 6.8 Interrupt Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t <sub>PWRL</sub>	Low-level pulse duration rejection of $\overline{\text{INTn}}$ inputs <sup>(1)</sup>	1		μS
t <sub>PWRH</sub>	High-level pulse duration rejection of INTn inputs (1)	0.5		μS

<sup>(1)</sup> Data taken using a  $4.7-k\Omega$  pullup resistor and 100-pF load (see Figure 6).


### 6.9 Typical Characteristics




Submit Documentation Feedback
Product Folder Links: TCA9544A




### 7 Parameter Measurement Information



#### I<sup>2</sup>C-PORT LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I <sup>2</sup> C address + R/W
2	Control register data



**VOLTAGE WAVEFORMS** 


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq 30$  ns.
- C. The outputs are measured one at a time, with one transition per measurement.


Figure 5. I<sup>2</sup>C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms



### **Parameter Measurement Information (continued)**



#### INTERRUPT LOAD CONFIGURATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.

Figure 6. Interrupt Load Circuit and Voltage Waveforms



### 8 Detailed Description

#### 8.1 Overview


The TCA9544A is a 4-channel, bidirectional translating I2C Muliplexer. The master SCL/SDA signal pair is directed to one of the four channels of slave devices, SC0/SD0-SC3/SD3. Four interrupt inputs (INT3-INT0), one for each of the downstream pairs, are provided. One interrupt output (INT) acts as an AND of the four interrupt inputs.

The device can be reset by cycling the power supply,  $V_{CC}$ , also known as a power-on reset (POR), which resets the state machine and allows the TCA9544A to recover should one of the downstream  $I^2C$  buses get stuck in a low state. A POR event will cause all channels to be deselected.

The connections of the I<sup>2</sup>C data path are controlled by the same I<sup>2</sup>C master device that is switched to communicate with multiple I<sup>2</sup>C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0-A2 pins), a single 8-bit control register is written to or read from to determine the selected channels and state of the interrupts.

The TCA9544A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.

### 8.2 Functional Block Diagram



Copyright © 2014–2019, Texas Instruments Incorporated Product Folder Links: *TCA9544A* 



### 8.3 Feature Description

The TCA9544A is a 4-channel, bidirectional translating multiplexer for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9544A features I<sup>2</sup>C control using a single 8-bit control register in which the three least significant bits control the enabling and disabling of the 4 switch channels of I<sup>2</sup>C data flow. The TCA9544A also supports interrupt signals for each slave channel and this data is held in the four most significant bits of the control register. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the TCA9544A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I<sup>2</sup>C bus enters a fault state, the TCA9544A can be reset to resume normal operation by means of a power-on reset which results from cycling power to the device.

#### 8.4 Device Functional Modes

#### 8.4.1 Power-On Reset

When power is applied to  $V_{CC}$ , an internal power-on reset holds the TCA9544A in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At this point, the reset condition is released, and the TCA9544A registers and  $I^2C$  state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below  $V_{PORF}$  to reset the device.

### 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 7).




Figure 7. Bit Transfer

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 8).




Figure 8. Definition of Start and Stop Conditions

### **Programming (continued)**

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 9).




Figure 9. System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an acknowledge (ACK) after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 10). Setup and hold times must be taken into account.




Figure 10. Acknowledgment on the I<sup>2</sup>C Bus

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.

Data is transmitted to the TCA9544A control register using the write mode shown in Figure 11.



### **Programming (continued)**




Figure 11. Write Control Register

Data is read from the TCA9544A control register using the read mode shown in Figure 12.




Figure 12. Read Control Register

### 8.6 Control Register

#### 8.6.1 Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the TCA9544A is shown in Figure 13. To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low.




Figure 13. TCA9544A Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.



### **Control Register (continued)**

#### 8.6.2 Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the TCA9544A, which is stored in the control register. If multiple bytes are received by the TCA9544A, it saves the last byte received. This register can be written and read via the I<sup>2</sup>C bus.




Figure 14. Control Register

#### 8.6.3 Control Register Definition

Only one SCn/SDn downstream pair, or channel, can be selected by the contents of the control register (see Table 1). This register is written after the TCA9544A has been addressed. The three LSBs of the control byte are used to determine which channel (or channels) is to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur right after the acknowledge cycle.

Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)(1)

INT3	ĪNT2	ĪNT1	ĪNT0	D3	B2	B1	В0	COMMAND
Х	Х	Χ	Χ	Χ	0	Χ	X	No channel selected
Х	Х	Χ	Χ	Χ	1	0	0	Channel 0 enabled
Х	Х	Χ	Χ	Χ	1	0	1	Channel 1 enabled
Х	Х	Х	Х	Х	1	1	0	Channel 2 enabled
Х	Х	Х	Х	Х	1	1	1	Channel 3 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up default state

(1) Only one channel may be selected at a time.



#### 8.6.4 Interrupt Handling

The TCA9544A provides four interrupt inputs (one for each channel) and one open-drain interrupt output. When an interrupt is generated by any device, it is detected by the TCA9544A, and the interrupt output is driven low. The channel does not need to be active for detection of the interrupt. A bit also is set in the control register (see Table 2).

Bits 4–7 of the control register correspond to channels 0–3 of the TCA9544A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 causes bit 4 of the control register to be set on the read. The master then can address the TCA9544A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master can reconfigure the TCA9544A to select this channel and locate the device generating the interrupt and clear it. Once the device responsible for the interrupt clears, the interrupt clears.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs can be used as general-purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to V<sub>CC</sub>.

Table 2. Control Register Read (Interrupt)(1)

ĪNT3	ĪNT2	ĪNT1	ĪNT0	D3	B2	B1	В0	COMMAND
V	>	V	0	V	V	V	Х	No interrupt on channel 0
X	X	Х	1	^	Х	X	^	Interrupt on channel 0
V	V	0	V	V	V	V	V	No interrupt on channel 1
X	Χ	1	X	^	X	X	X	Interrupt on channel 1
V	0	V	V	V	V		V	No interrupt on channel 2
X	1	X	^	^	X	X	X	Interrupt on channel 2
0		Х				_	Х	No interrupt on channel 3
1	^	^	^	Х	Х	^	^	Interrupt on channel 3

<sup>(1)</sup> Several interrupts can be active at the same time. For example,  $\overline{\text{INT3}} = 0$ ,  $\overline{\text{INT2}} = 1$ ,  $\overline{\text{INT1}} = 1$ ,  $\overline{\text{INT0}} = 0$  means that there is no interrupt on channels 0 and 3, and there is interrupt on channels 1 and 2.



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Applications of the TCA9544A will contain an I<sup>2</sup>C (or SMBus) master device and up to four I<sup>2</sup>C slave devices. The downstream channels are ideally used to resolve I<sup>2</sup>C slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I<sup>2</sup>C master can move on and read the next channel.

In an application where the I<sup>2</sup>C bus will contain many additional slave devices that do not result in I<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See *Design Requirements* and *Detailed Design Procedure*).

### 9.2 Typical Application

A typical application of the TCA9544A contains anywhere from 1 to 5 separate data pull-up voltages,  $V_{DPUX}$ , one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU3}$ ). In the event where the master device and all slave devices operate at the same voltage, then the supply voltage can be  $V_{CC} = V_{DPUX}$ . In an application where voltage translation is necessary, additional design requirements must be considered (See *Design Requirements*).

Figure 15 shows an application in which the TCA9544A can be used.




Figure 15. Typical Application Schematic



### **Typical Application (continued)**

#### 9.2.1 Design Requirements

The pull-up resistors on the INT3-INT0 pins in the application schematic are not required in all applications. If the device generating the interrupt has an open-drain output structure or can be tri-stated, a pull-up resistor is required. If the device generating the interrupt has a push-pull output structure and cannot be tri-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating in the application.

The A0 and A1 pins are hardware selectable to control the slave address of the TCA9544A. These pins may be tied directly to GND or  $V_{CC}$  in the application.

If multiple slave channels will be activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors,  $R_{\rm p}$ .

The pass-gate transistors of the TCA9544A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$  bus to another.

Figure 16 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the *Electrical Characteristics* section of this data sheet). In order for the TCA9544A to act as a voltage translator, the V<sub>pass</sub> voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V<sub>pass</sub> must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 16, V<sub>pass(max)</sub> is 2.7 V when the TCA9544A supply voltage is 4 V or lower, so the TCA9544A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 15).

#### 9.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$ :

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$ :


$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9544A,  $C_{io(OFF)}$ , the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.



### **Typical Application (continued)**

### 9.2.3 TCA9544A Application Curves



Submit Documentation Feedback



### 10 Power Supply Recommendations

The operating power-supply voltage range of the TCA9544A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9544A is powered on for the first time or anytime the device needs to be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

### 10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9544A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in Figure 19.




Figure 19. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>

Table 3 specifies the performance of the power-on reset feature for TCA9544A for both types of power-on reset.

Table 3. Recommended Supply Sequencing And Ramp Rates (1)

	PARAMETER								
V <sub>CC_FT</sub>	Fall time	See Figure 19	1		ms				
V <sub>CC_RT</sub>	Rise time	See Figure 19	0.1		ms				
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops below $V_{PORF(min)}-50~\text{mV}$ or when $V_{CC}$ drops to GND)	See Figure 19	40		μs				
V <sub>CC_GH</sub>	Level that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW} = 1~\mu s$	See Figure 20			.2 V				
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{\text{CC\_GH}} = 0.5 \times V_{\text{CC}}$	See Figure 20			10 μs				
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>	See Figure 21	0.8	1.	25 V				
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>	See Figure 21	1.05		.5 V				

(1) All supply sequencing and ramp rate values are measured at  $T_A$  = 25°C



Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 20 and Table 3 provide more information on how to measure these specifications.




Figure 20. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 21 and Table 3 provide more details on this specification.




Figure 21. V<sub>POR</sub>

Submit Documentation Feedback



### 11 Layout


### 11.1 Layout Guidelines

For PCB layout of the TCA9544A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$ ,  $V_{DPU0}$ ,  $V_{DPU1}$ ,  $V_{DPU2}$ , and  $V_{DPU3}$  may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SCn, SDn and INTn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).

### 11.2 Layout Example





### 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCA9544APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW544A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9544APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	TCA9544APWR	TSSOP	PW	20	2000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated