FEATURES

• 32,768 × 8 bit organization

• Access time: 70 ns (MAX.)

• Supply current:

Operating: 45 mA (MAX.) 10 mA (MAX.) (t_{RC} , t_{WC} = 1 μ s)

Standby: 40 μA (MAX.)

• Data retention current: 1.0 μA (MAX.)

 $(V_{CCDR} = 3 \text{ V}, T_A = 25^{\circ}\text{C})$

Wide operating voltage range:

 $4.5 V \pm 5.5 V$

Operating temperature:

Commerical temperature 0°C to +70°C Industrial temperature -40° to +85°C

- Fully-static operation
- Three-state outputs
- Not designed or rated as radiation hardened
- Package:

28-pin, 600-mil DIP

28-pin, 450-mil SOP

28-pin, 300-mil SK-DIP

28-pin, $8 \times 3 \text{ mm}^2 \text{ TSOP (Type I)}$

N-type bulk silicon

DESCRIPTION

The LH52256C is a Static RAM organized as $32,768 \times 8$ bits which provides low-power standby mode. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections




Figure 2. TSOP (Type I) Pin Connections




Figure 3. LH52256C Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₁₄	Address inputs
CE	Chip enable
WE	Write enable
OE	Output enable

SIGNAL	PIN NAME
I/O ₁ - I/O ₈	Data inputs and outputs
Vcc	Power supply
GND	Ground

TRUTH TABLE

CE	WE	ŌĒ	MODE	I/O ₁ - I/O ₈	SUPPLY CURRENT	NOTE
Н	Х	Х	Standby	High impedance	Standby (I _{SB})	1
L	Н	L	Read	Data output	Active (I _{CC})	1
L	Н	Н	Output disable	High impedance	Active (I _{CC})	1
L	L	X	Write	Data input	Active (I _{CC})	1

NOTE:

1. X = Don't care, L = Low, H = High

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.5 to +7.0	V	1
Input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V	1, 2
Operating temperature	T _{OPR}	0 to +70	°C	
Storage temperature	T _{STG}	-65 to +150	°C	

NOTES:

- 1. The maximum applicable voltage on any pin with respect to GND.
- 2. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

RECOMMENDED DC OPERATING CONDITIONS ($T_A = 0$ °C to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
Input voltage	V _{IH}	2.2	_	V _{CC} + 0.5	V	_
Input voltage	VIL	-0.5	_	0.8	V	1

NOTE:

1. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

DC ELECTRICAL CHARACTERISTICS ($T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 4.5$ V to 5.5 V)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Input leakage current	ILI	V _{IN} = 0 V to V _{CC}	-1.0		1.0	μА	
Output leakage current	I _{LO}	$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH}$ $V_{I/O} = 0 \text{ V to } V_{CC}$	-1.0		1.0	μΑ	
Operating supply	I _{CC}	Minimum cycle, $V_{IN} = V_{IL}$ or V_{IH} $I_{I/O} = 0$ mA, $\overline{CE} = V_{IL}$	_	25	45.0	mA	
current	I _{CC1}	$t_{RC}, t_{WC} = 1 \mu s, V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{I/O} = 0 \text{ mA, } CE = V_{IL}$			10.0	111/5	
Standby current	I _{SB}	<u>CE</u> ≥ V _{CC} – 0.2 V		0.6	40.0	μΑ	
I _{SB1}		CE = V _{IH}			3.0	mA	
Output voltage	VoL	I _{OL} = 2.1 mA			0.4	V	
Carpar voltage	V _{OH}	I _{OH} = -1.0 mA	2.4	_	_		

NOTE:

Typical values at V_{CC} = 5.0 V, T_A = 25°C

AC ELECTRICAL CHARACTERISTICS AC Test Conditions

PARAMETER	MODE	NOTE
Input pulse level	0.6 V to 2.4 V	
Input rise and fall time	10 ns	
Input and output timing Ref. level	1.5 V	
Output load	1 TTL + C _L (100 pF)	1

NOTE:

READ CYCLE ($T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 4.5 \text{ V}$ to 5.5 V)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t _{RC}	70	_	ns	_
Address access time	t _{AA}	_	70	ns	_
CE access time	t _{ACE}	_	70	ns	_
Output enable to output valid	toE		35	ns	
Output hold from address change	tон	10		ns	
CE Low to output active	t _{LZ}	10		ns	1
OE Low to output active	t _{OLZ}	5	_	ns	1
CE High to output in High impedance	tHZ	0	30	ns	1
OE High to output in High impedance	tonz	0	30	ns	1

NOTES:

4

^{1.} Including scope and jig capacitance.

Active output to high-impedance and high-impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

WRITE CYCLE $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = 4.5 \text{ V to } 5.5 \text{ V})$

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Write cycle time	t _{WC}	70		ns	
CE Low to end of write	t _{CW}	45	_	ns	_
Address valid to end of write	t _{AW}	45		ns	
Address setup time	t _{AS}	0		ns	
Write pulse width	t _{WP}	35		ns	
Write recovery time	t _{WR}	0		ns	_
Input data setup time	t _{DW}	30		ns	_
Input data hold time	t _{DH}	0		ns	_
WE High to output active	tow	5	_	ns	1
WE Low to output in High impedance	t _{WZ}	0	30	ns	1
OE High to output in High impedance	t _{OHZ}	0	30	ns	1

NOTE:

CAPACITANCE $(T_A = 25^{\circ}C, f = 1MHz)$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	C _{IN}	V _{IN} = 0 V		_	7	pF	1
I/O capacitance	C _{I/O}	V _{I/O} = 0 V		_	10	pF	1

NOTE:

DATA RETENTION CHARACTERISTICS ($T_A = 0$ °C to +70°C)

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNIT	NOTE
Data retention supply voltage	VCCDR	$\overline{\text{CE}} \ge \text{V}_{\text{CCDR}} - 0.2 \text{ V}$		2.0		5.5	V	_
		V _{CCDR} = 3.0 V	T _A = 25°C		0.3	1.0		
Data retention supply current	ICCDR		TA = 40°C			3.0	μΑ	
		CE ≥ V _{CCDR} – 0.2 V				15		
Chip enable setup time	tcdr			0			ns	_
Chip enable hold time	t _R			t _{RC}			ns	1

NOTE:

- 1. t_{RC} = Read cycle time.
- 2. Typical values at $T_A = 25^{\circ}C$

Active output to high-impedance and high-impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

^{1.} This parameter is sampled and not production tested.





Figure 4. Read Cycle




NOTES:

- A write occurs during the overlap of a LOW \(\overline{CE}\), and a LOW \(\overline{WE}\).
 A write begins at the latest transition among CE going LOW, and \(\overline{WE}\) going LOW. A write ends at the earliest transition among CE going HIGH, and \(\overline{WE}\) going HIGH. t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the later of $\overline{\text{CE}}$ going LOW to the end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change.
- 5. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.____
- 6. If $\overline{\text{CE}}$ goes LOW simultaneously with $\overline{\text{WE}}$ going LOW or after $\overline{\text{WE}}$ going LOW, the outputs remain in high impedance state.
- If CE goes HIGH simulaneously with WE going HIGH or before WE going HIGH, the outputs remain in high impedance state.

52256C-4


Figure 5. Write Cycle (OE Controlled)



- A write occurs during the overlap of a LOW CE, and a LOW WE.
 A write begins at the latest transition among CE going LOW, and WE going LOW. A write ends at the earliest transition among CE going HIGH, and WE going HIGH. t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the later of \overline{CE} going LOW to the end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change.
- 5. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 6. If CE goes LOW simultaneously with WE going LOW or after WE going LOW, the outputs remain in high impedance state.
- If CE goes HIGH simulaneously with WE going HIGH or before WE going HIGH, the outputs remain in high impedance state.

52256C-5


Figure 6. Write Cycle (OE Low Fixed)





Data Retention Timing Chart CE Controlled


8

PACKAGE DIAGRAMS










10

ORDERING INFORMATION



SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Fax: (360) 834-8903 http://www.sharpsma.com

EUROPE

SHARP Microelectronics Europe Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Fax: (49) 40 2376-2232 http://www.sharpsme.com

ASIA

SHARP Corporation Integrated Circuits Group 2613-1 Ichinomoto-Cho Tenri-City, Nara, 632, Japan Phone: +81-743-65-1321 Fax: +81-743-65-1532 http://www.sharp.co.jp