




N-Channel 60 V (D-S) MOSFET

PRODUCT SUMMARY			
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A)	
60	2.5 at V _{GS} = 10 V	0.25	
	3 at V _{GS} = 4.5 V	0.23	
	8 at V _{GS} = 3 V	0.05	



Ordering Information: Si1330EDL-T1-E3 (Lead (Pb)-free)

Top View

Si1330EDL-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET[®] Power MOSFET
- ESD Protected: 2000 V
- Compliant to RoHS Directive 2002/95/EC



APPLICATIONS

- · P-Channel Driver
 - Notebook PC
 - Servers



ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted						
Parameter		Symbol	5 s	Steady State	Unit	
Drain-Source Voltage		V _{DS}	60		٧	
Gate-Source Voltage		V _{GS}	± 20			
Continuous Drain Current (T, J = 150 °C) ^a	T _A = 25 °C	- I _D	0.25	0.24	А	
Continuous Diain Current (1) = 150 C)	T _A = 70 °C		0.2	0.19		
Pulsed Drain Current		I _{DM}	1.0		A	
Continuous Source Current (Diode Conduction) ^a		I _S	0.26	0.23	ı	
Maximum Power Dissipation ^a	T _A = 25 °C	- P _D	0.31	0.28	· w	
iviaximum rowei bissipation	T _A = 70 °C		0.20	0.18		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Mariana Landia La Andria da	t ≤ 5 s	R _{thJA}	355	400	°C/W
Maximum Junction-to-Ambient ^a	Steady State		380	450	
Maximum Junction-to-Foot (Drain)	Steady State	R _{thJF}	285	340	

Notes:

a. Surface mounted on 1" x 1" FR4 board.

Si1330EDL

Vishay Siliconix




SPECIFICATIONS T _J = 25 °C, unless otherwise noted ^a							
			Limits				
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 10 \mu\text{A}$	60			V	
Gate-Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1	2.0	2.5	, v	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 10 \text{ V}$			± 1		
Zara Cata Valtaria Duain Commit		V _{DS} = 60 V, V _{GS} = 0 V	1		1	μΑ	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60 V, V _{GS} = 0 V, T _J = 55 °C			10		
		V _{GS} = 10 V, V _{DS} = 7.5 V	0.5			А	
On-State Drain Current ^b	I _{D(on)}	V _{GS} = 4.5 V, V _{DS} = 10 V	0.4				
		V _{GS} = 3 V, V _{DS} = 10 V	0.05				
		V _{GS} = 10 V, I _D = 0.25 A		1.0	2.5		
Drain-Source On-Resistance ^b	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 0.2 \text{ A}$ 1.		1.4	3	Ω	
		V _{GS} = 3 V, I _D = 0.025 A		3.0	8		
Forward Transconductance ^b	9 _{fs}	V _{DS} = 10 V, I _D = 0.25 A		350		mS	
Diode Forward Voltage	V _{SD}	I _S = 0.23 A, V _{GS} = 0 V		0.83	1.2	V	
Dynamic ^b							
Total Gate Charge	Qg			0.4	0.6	nC	
Gate-Source Charge	Q _{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}$ $I_{D} \approx 0.25 \text{ A}$		0.11			
Gate-Drain Charge	Q _{gd}	ip = 0.23 Λ		0.15		1	
Gate Resistance	R _g			173		Ω	
Turn On Time	t _{d(on)}			3.8	10		
Turn-On Time	t _r	$V_{DD} = 30 \text{ V}, R_{L} = 150 \Omega$		4.8	15		
Turn Off Time	$I_D \cong 0.2 \text{ A, V}_{GEN} = 10 \text{ V}$ $t_{d(off)}$ $R_q = 10 \Omega$			12.8	20	ns	
Turn-Off Time	t _f	y -		9.6	15		


Notes:

- a. Pulse test: PW $\leq 300~\mu s,~duty~cycle \leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted









TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




On-Resistance vs. Drain Current




On-Resistance vs. Junction Temperature




V_{GS} - Gate-to-Source Voltage (V)







Source-Drain Diode Forward Voltage




Threshold Voltage Variance over Temperature

Vishay Siliconix

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppq?72861.

Normalized Thermal Transient Impedance, Junction-to-Foot



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08