

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 4-Mbit (128K × 36) Pipelined Sync SRAM

#### **Features**

- Fully registered inputs and outputs for pipelined operation
- 128K × 36 common I/O architecture
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5 V/ 3.3 V I/O power supply (V<sub>DDQ</sub>)
- Fast clock to output times: 2.6 ns (for 250 MHz device)
- User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Offered in Pb-free 100-pin TQFP package
- "ZZ" sleep mode option and stop clock option
- Available in commercial and industrial temperature range

## **Functional Description**

The CY7C1347G is a 3.3 V, 128K × 36 synchronous pipelined SRAM designed to support zero-wait-state secondary cache with minimal glue logic. CY7C1347G I/O pins can operate at either the 2.5 V or the 3.3 V level. The I/O pins are 3.3 V tolerant when V<sub>DDQ</sub> = 2.5 V. All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise is 2.6 ns (250 MHz device). CY7C1347G supports either the interleaved burst sequence used by the Intel Pentium processor or a linear burst sequence used by processors such as the Power PC. The burst sequence is selected through the MODE pin. Accesses can be initiated by asserting either the address strobe from processor (ADSP) or the address strobe from controller (ADSC) at clock rise. Address advancement through the burst sequence is controlled by the ADV input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the four Byte Write Select  $(\overline{BW}_{[A:D]})$  inputs. A global write enable  $(\overline{GW})$  overrides all byte write inputs and writes data to all four bytes. All writes are conducted with on-chip synchronous self timed write circuitry.

Three synchronous chip Selects  $(\overline{CE}_1, \ CE_2, \ \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. To provide proper data during depth expansion,  $\overline{OE}$  is masked during the first clock of a read cycle when emerging from a deselected state.

For a complete list of related documentation, click here.

#### Selection Guide


Description	250 MHz	200 MHz	166 MHz	133 MHz	Unit
Maximum access time	2.6	2.8	3.5	4.0	ns
Maximum operating current	325	265	240	225	mA
Maximum CMOS standby current	40	40	40	40	mA

Errata: For information on silicon errata, see "Errata" on page 22. Details include trigger conditions, devices affected, and proposed workaround.

**Cypress Semiconductor Corporation**Document Number: 38-05516 Rev. \*T



# **Logic Block Diagram**





## **Contents**


Pin Configurations	4
Pin Definitions	5
Functional Overview	7
Single Read Accesses	7
Single Write Accesses Initiated by ADSP	
Single Write Accesses Initiated by ADSC	
Burst Sequences	7
Sleep Mode	8
Interleaved Burst Sequence	
Linear Burst Sequence	8
ZZ Mode Electrical Characteristics	8
Truth Table	9
Partial Truth Table for Read/Write	10
Maximum Ratings	11
Operating Range	11
Neutron Soft Error Immunity	
Electrical Characteristics	11
Capacitance	13
Thermal Resistance	
AC Tost Loads and Wayoforms	12

Switching Characteristics	14
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Errata	
Part Numbers Affected	
Product Status	
Ram9 Sync ZZ Pin Issues Errata Summary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	26
Cypress Developer Community	
Technical Support	



# **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout [1]



#### Note

<sup>1.</sup> Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see "Errata" on page 22.



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs Used to Select One of the 128 K Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. $A_{[1:0]}$ feeds the 2-bit counter.
$\overline{BW}_A, \overline{BW}_B, \\ \overline{BW}_C, \overline{BW}_D$	Input- Synchronous	Byte Write Select Inputs, Active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, Active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW <sub>[A:D]</sub> and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-Clock	Clock Input. <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE₁	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select or deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select or deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select or deselect the device. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{CE}_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.

Page 6 of 26



# Pin Definitions (continued)

Name	I/O	Description
ZZ <sup>[2]</sup>	Input- Asynchronous	<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull-down.
DQ <sub>A</sub> , DQ <sub>B</sub> , DQ <sub>C</sub> , DQ <sub>D</sub> , DQP <sub>A</sub> , DQP <sub>B</sub> , DQP <sub>C</sub> , DQP <sub>D</sub>	I/O- Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPs are placed in a tristate condition.
$V_{DD}$	Power Supply	Power Supply Inputs to the Core of the Device.
V <sub>SS</sub>	Ground	Ground for the Core of the Device.
$V_{\rm DDQ}$	I/O Power Supply	Power Supply for the I/O circuitry.
$V_{SSQ}$	I/O Ground	Ground for the I/O circuitry.
MODE	Input- Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to V <sub>DDQ</sub> or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull-up.
NC, NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	_	<b>No Connects</b> . Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, and NC/1G are address expansion pins that are not internally connected to the die.

Note
2. Errata: The ZZ pin needs to be externally connected to ground. For more information, see "Errata" on page 22.



#### Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CO}$ ) is 2.6 ns (250 MHz device).

The CY7C1347G supports secondary cache in systems using either a linear or interleaved burst sequence. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses <u>can</u> <u>be</u> initiated with either the Address Strobe <u>from</u> Processor (ADSP) or the Address Strobe from Controller (ADSC). Address <u>advancement</u> through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW[A:D]) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE<sub>1</sub> is HIGH. The address presented to the address inputs (A[16:0]) is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the Output Register and onto the data bus within 2.6 ns (250 MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tristates immediately.

## Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active. The address presented to A<sub>[16:0]</sub> is loaded into the Address Register and the address advancement logic while being delivered to the RAM core. The write signals (GW, BWE, and  $\overline{BW}_{[A:D]}$ ) and ADV inputs are ignored during this first cycle.

ADSP-triggered write accesses require two clock cycles to complete. If  $\overline{GW}$  is asserted LOW on the second clock rise, the data presented to the DQs and DQPs inputs is written into the corresponding address location in the RAM core. If  $\overline{GW}$  is HIGH, then the write operation is controlled by  $\overline{BWE}$  and  $\overline{BW}_{[A:D]}$  signals. The CY7C1347G provides byte write capability that is described in "Partial Truth Table for Read/Write" on page 10. Asserting the Byte Write Enable input ( $\overline{BWE}$ ) with the selected Byte Write ( $\overline{BW}_{[A:D]}$ ) input selectively writes to only the desired bytes.

Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism is provided to simplify the write operations.

Because the CY7C1347G is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so tristates the output drivers. As a safety precaution, DQs and DQPs are automatically tristated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

## Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$  write accesses are initiated when the following conditions are satisfied: (1)  $\overline{\text{ADSC}}$  is asserted LOW, (2)  $\overline{\text{ADSP}}$  is deasserted HIGH, (3)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (4) the appropriate combination of the write inputs ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_{[A:D]}$ ) are asserted active to conduct a write to the desired byte(s).  $\overline{\text{ADSC}}$ -triggered write accesses require a single clock cycle to complete. The address presented to  $\overline{\text{A}}_{[16:0]}$  is loaded into the address register and the address advancement logic while being delivered to the RAM core. The  $\overline{\text{ADV}}$  input is ignored during this cycle. If a global write is conducted, the data presented to the DQs and DQPs is written into the corresponding address location in the RAM core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations.

Because the CY7C1347G is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so tristates the output drivers. As a safety precaution, DQs and DQPs are automatically tristated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1347G provides a two-bit wraparound counter, fed by  $A_{[1:0]}$ , that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user-selectable through the MODE input.

Asserting ADV LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.



## Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode.  $\overline{CE_1}$ ,  $\overline{CE_2}$ ,  $\overline{CE_3}$ ,  $\overline{ADSP}$ , and  $\overline{ADSC}$  must remain inactive for the duration of  $\overline{t_{ZZREC}}$  after the ZZ input returns LOW.

## **Interleaved Burst Sequence**

First Address A <sub>[1:0]</sub>	Second Address A <sub>[1:0]</sub>	Third Address A <sub>[1:0]</sub>	Fourth Address A <sub>[1:0]</sub>
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

## **Linear Burst Sequence**

First Address A <sub>[1:0]</sub>	Second Address A <sub>[1:0]</sub>	Third Address A <sub>[1:0]</sub>	Fourth Address A <sub>[1:0]</sub>
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ Active to snooze current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit snooze current	This parameter is sampled	0	-	ns



## **Truth Table**

The truth table for part number CY7C1347G follow.

Next Cycle [3, 4, 5, 6, 7]	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	Х	Н	L	Н	L	Х	Х	Х	L–H	Tristate
Snooze mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tristate
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tristate
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tristate
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tristate
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tristate
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Χ	L–H	D

#### Notes

- 3. X = "Do not Care." H = Logic HIGH, L = Logic LOW.
- 4. WRITE = L when any one or more Byte Write Enable signals (BW<sub>A</sub>, BW<sub>B</sub>, BW<sub>C</sub>, BW<sub>D</sub>) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BW<sub>A</sub>, BW<sub>B</sub>, BW<sub>C</sub>, BW<sub>D</sub>), BWE, GW = H.
- 5. The DQ pins are controlled by the current cycle and the  $\overline{\text{OE}}$  signal.  $\overline{\text{OE}}$  is asynchronous and is not sampled with the clock.
- 6. The <u>SRAM</u> always initiates a read <u>cycle</u> when <u>ADSP</u> is asserted, regardless of the state of <u>GW</u>, <u>BWE</u>, or <u>BW<sub>[A:D]</sub></u>. Writes may occur only on subsequent clocks after the <u>ADSP</u> or with the assertion of <u>ADSC</u>. As a result, <u>OE</u> must be driven HIGH before the start of the write cycle to allow the outputs to tristate. <u>OE</u> is a do not care for the remainder of the write cycle.
- 7.  $\overline{\text{OE}}$  is asynchronous and is not sampled with the clock rise. It is masked inte<u>mally</u> during write cycles. During a read cycle all data bits are tristate when  $\overline{\text{OE}}$  is inactive or when the device is deselected, and all data bits behave as output when  $\overline{\text{OE}}$  is active (LOW).

Document Number: 38-05516 Rev. \*T Page 9 of 26



## **Partial Truth Table for Read/Write**

The partial truth table for read/write for part number CY7C1347G follow.

Function [8, 9]	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A – DQ <sub>A</sub>	Н	L	Н	Н	Н	L
Write byte B – DQ <sub>B</sub>	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C – DQ <sub>C</sub>	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D – DQ <sub>D</sub>	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

<sup>Notes
8. X = "Do not Care." H = Logic HIGH, L = Logic LOW.
9. This table is only a partial listing of the byte write combinations. Any combination of BW<sub>x</sub> is valid. Appropriate write is based on which byte write is active.</sup> 



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$
Commercial	0 °C to +70 °C		
Industrial	–40 °C to +85 °C	10%	$V_{DD}$

## **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	361	394	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch-up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note, Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates – AN54908.

## **Electrical Characteristics**

Over the Operating Range

Parameter [10, 11]	Description	Test Conditions	Min	Max	Unit
$V_{DD}$	Power supply voltage		3.135	3.6	V
$V_{DDQ}$	I/O supply voltage		2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH voltage	For 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	_	V
		For 2.5 V I/O, I <sub>OH</sub> = -1.0 mA	2.0	_	V
V <sub>OL</sub>	Output LOW voltage	For 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	_	0.4	V
		For 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[10]</sup>	For 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3	V
		For 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3	V
$V_{IL}$	Input LOW voltage <sup>[10]</sup>	For 3.3 V I/O	-0.3	0.8	V
		For 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$	-5	5	μА
	Input current of MODE	Input = V <sub>SS</sub>	-30	_	μА
		Input = V <sub>DD</sub>	_	5	μА
	Input current of ZZ	Input = V <sub>SS</sub>	-5	_	μА
		Input = V <sub>DD</sub>	_	30	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled	-5	5	μА

#### Notes

Document Number: 38-05516 Rev. \*T Page 11 of 26

<sup>10.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$  (pulse width less than  $t_{CYC}/2$ ). Undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (pulse width less than  $t_{CYC}/2$ ). 11.  $t_{power-up}$ : assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# **Electrical Characteristics** (continued)

Over the Operating Range

Parameter [10, 11]	Description	Test Conditions		Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max., $I_{OUT}$ = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	4 ns cycle, 250 MHz	-	325	mA
			5 ns cycle, 200 MHz	-	265	mA
			6 ns cycle, 166 MHz	-	240	mA
			7.5 ns cycle, 133 MHz	-	225	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	Max. $V_{DD}$ , device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ ,	4 ns cycle, 250 MHz	_	120	mA
		$f = f_{MAX} = 1/t_{CYC}$	5 ns cycle, 200 MHz	-	110	mA
			6 ns cycle, 166 MHz	_	100	mA
			7.5 ns cycle, 133 MHz	-	90	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	Max. $V_{DD}$ , device deselected, $V_{IN} \le 0.3 \text{ V or}$ $V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$ , f = 0	All speeds	_	40	mA
I <sub>SB3</sub>	Automatic CE power-down current – CMOS inputs	Max. $V_{DD}$ , device deselected, $V_{IN} \le 0.3 \text{ V or}$	4 ns cycle, 250 MHz	-	105	mA
		$V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ $f = f_{MAX} = 1/t_{CYC}$	5 ns cycle, 200 MHz	_	95	mA
			6 ns cycle, 166 MHz	_	85	mA
			7.5 ns cycle, 133 MHz	-	75	mA
I <sub>SB4</sub>	Automatic CE power-down current – TTL inputs			-	45	mA



# Capacitance


Parameter [12]	Description	Test Conditions	100-pin TQFP Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	5	pF
C <sub>CLK</sub>	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 3.3 \text{ V}$	5	pF
C <sub>IO</sub>	I/O capacitance		5	pF

## **Thermal Resistance**

Parameter [12]	Description	Test Conditions	100-pin TQFP Package	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	EIA/JESD51.	6.85	°C/W

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



#### Note

<sup>12.</sup> Tested initially and after any design or process changes that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range

Parameter [13, 14]	Description -	-2	50	-200		-166		-133		Unit
Parameter (10, 11)	Description	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[15]</sup>	1	_	1	_	1	-	1	-	ms
Clock				•	•					
t <sub>CYC</sub>	Clock cycle time	4.0	_	5.0	_	6.0	1	7.5	1	ns
t <sub>CH</sub>	Clock HIGH	1.7	-	2.0	-	2.5	-	3.0	-	ns
t <sub>CL</sub>	Clock LOW	1.7	_	2.0	_	2.5	-	3.0	_	ns
Output Times										
t <sub>CO</sub>	Data output valid after CLK rise	-	2.6	-	2.8	-	3.5	-	4.0	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.0	-	1.0	_	1.5	1	1.5	1	ns
t <sub>CLZ</sub>	Clock to low Z [16, 17, 18]	0	_	0	-	0	-	0	-	ns
t <sub>CHZ</sub>	Clock to high Z [16, 17, 18]	_	2.6	_	2.8	_	3.5	_	4.0	ns
t <sub>OEV</sub>	OE LOW to output valid	_	2.6	_	2.8	_	3.5	_	4.5	ns
t <sub>OELZ</sub>	OE LOW to output low Z [16, 17, 18]	0	_	0	_	0	-	0	-	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z [16, 17, 18]	_	2.6	_	2.8	_	3.5	_	4.0	ns
Setup Times				I.	I.					
t <sub>AS</sub>	Address setup before CLK rise	1.2	_	1.2	-	1.5	-	1.5	-	ns
t <sub>ADS</sub>	ADSC, ADSP setup before CLK rise	1.2	_	1.2	_	1.5	-	1.5	-	ns
t <sub>ADVS</sub>	ADV setup before CLK rise	1.2	_	1.2	_	1.5	-	1.5	-	ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> setup before CLK rise	1.2	_	1.2	_	1.5	-	1.5	-	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.2	-	1.2	-	1.5	-	1.5	-	ns
t <sub>CES</sub>	Chip enable setup before CLK rise	1.2	_	1.2	_	1.5	ı	1.5	1	ns
Hold Times										
t <sub>AH</sub>	Address hold after CLK rise	0.3	-	0.5	_	0.5	-	0.5	-	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.3	_	0.5	-	0.5	-	0.5	-	ns
t <sub>ADVH</sub>	ADV hold after CLK Rise	0.3	_	0.5	_	0.5	_	0.5	_	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise	0.3	_	0.5	_	0.5	_	0.5	_	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.3	-	0.5	_	0.5	-	0.5	-	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.3	_	0.5	_	0.5	_	0.5	_	ns

## Notes

<sup>13.</sup> Timing references level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V on all datasheets.

14. Test conditions shown in (a) of Figure 2 on page 13 unless otherwise noted.

15. This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power must be supplied above V<sub>DD(min)</sub> initially before a read or write operation can be initiated.

16. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>CLZ</sub>, t<sub>CELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 2 on page 13. Transition is measured ±200 mV from steady-state voltage.


17. At any voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z before Low Z under the same system conditions.

<sup>18.</sup> This parameter is sampled and not 100% tested.



# **Switching Waveforms**

Figure 3. Read Cycle Timing [19]




<sup>19.</sup> In this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH,  $\overline{CE}_2$  is LOW, or  $\overline{CE}_3$  is HIGH.



# Switching Waveforms (continued)

Figure 4. Write Cycle Timing [20, 21]




<sup>20.</sup> In this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH,  $\overline{CE}_2$  is LOW, or  $\overline{CE}_3$  is HIGH. 21. Full width write can be initiated by either  $\overline{GW}$  LOW, or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW, and  $\overline{BW}_x$  LOW.



# Switching Waveforms (continued)

Figure 5. Read/Write Cycle Timing  $^{[22,\ 23,\ 24]}$ 




#### Notes

<sup>22.</sup> In this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH,  $\overline{CE}_2$  is LOW, or  $\overline{CE}_3$  is HIGH. 23. The data bus (Q) remains in High Z following a write cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ . 24.  $\overline{GW}$  is HIGH.



# Switching Waveforms (continued)

Figure 6. ZZ Mode Timing  $^{[25,\ 26]}$ 



Notes
25. Device must be deselected when entering ZZ mode. See "Truth Table" on page 9 for all possible signal conditions to deselect the device.
26. DQs are in High Z when exiting ZZ sleep mode.




## **Ordering Information**

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com">www.cypress.com</a> and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a>

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
166	CY7C1347G-166AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial


## **Ordering Code Definitions**





# **Package Diagrams**

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



DIVILIVSIONS				
MIN.	NOM.	MAX.		
_	_	1.60		
0.05	_	0.15		
1.35	1.40	1.45		
15.80	16.00	16.20		
13.90	14.00	14.10		
21.80	22.00	22.20		
19.90	20.00	20.10		
0.08	_	0.20		
0.08	_	0.20		
0°	_	7°		
0°	_	_		
11°	12°	13°		
-	_	0.20		
0.22	0.30	0.38		
0.45	0.60	0.75		
1.00 REF				
0.25 BSC				
0.20	_	_		
0.	.65 TY	Р		
	MIN. — 0.05 1.35 15.80 13.90 21.80 0.08 0° 0° 11° — 0.22 0.45 1. 0	MIN. NOM.		

DIMENSIONS

#### NOTE:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH.
   MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE.
   BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH.
- 3. JEDEC SPECIFICATION NO. REF: MS-026.

51-85050 \*G



# **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
JEDEC	Joint Electron Device Engineering Council
LMBU	Logical Multi-Bit Upsets
LSBU	Logical Single-Bit Upsets
ŌĒ	Output Enable
SEL	Single Event Latch-up
SRAM	Static Random Access Memory
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic
WE	Write Enable

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
kΩ	kilohm
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mV	millivolt
mm	millimeter
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt
W	watt



## **Errata**

This section describes the Ram9 Sync ZZ pin issue. Details include trigger conditions, the devices affected, proposed workaround and silicon revision applicability. Please contact your local Cypress sales representative if you have further questions.

#### Part Numbers Affected

Density & Revision	Package Type	Operating Range
4Mb-Ram9 Synchronous SRAMs: CY7C134*G	100-pin TQFP	Commercial and Industrial

#### **Product Status**

All of the devices in the Ram9 4Mb Sync family are qualified and available in production quantities.

### Ram9 Sync ZZ Pin Issues Errata Summary

The following table defines the errata applicable to available Ram9 4Mb Sync family devices.

Item	Issues	Description	Device	Fix Status
1.		When asserted HIGH, the ZZ pin places device in a "sleep" condition with data integrity preserved. The ZZ pin currently does not have an internal pull-down resistor and hence cannot be left floating externally by the user during normal mode of operation.	,	For the 4M Ram9 (90 nm) devices, there is no plan to fix this issue.

#### 1. ZZ Pin Issue

## ■ Problem Definition

The problem occurs only when the device is operated in the normal mode with ZZ pin left floating. The ZZ pin on the SRAM device does not have an internal pull-down resistor. Switching noise in the system may cause the SRAM to recognize a HIGH on the ZZ input, which may cause the SRAM to enter sleep mode. This could result in incorrect or undesirable operation of the SRAM.

#### **■ Trigger Conditions**

Device operated with ZZ pin left floating.

## ■ Scope of Impact

When the ZZ pin is left floating, the device delivers incorrect data.

#### ■ Workaround

Tie the ZZ pin externally to ground.

### **■ Fix Status**

For the 4M Ram9 (90 nm) devices, there is no plan to fix this issue.



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	224364	RKF	05/17/2004	New data sheet.
*A	276690	VBL	10/14/2004	Updated Ordering Information (Updated part numbers; added comment on the BG and BZ Pb-free package availability below the table).
*B	333625	SYT	03/16/2005	Updated Features (Removed 225 MHz and 100 MHz frequencies related information). Updated Selection Guide (Removed 225 MHz and 100 MHz frequencies related information). Updated Pin Configurations (Updated Address Expansion balls in the pinouts for 100-pin TQFP Package as per JEDEC standards). Updated Pin Definitions: Removed "NC" and its details. Added "NC, NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G" and their details. Updated Electrical Characteristics (Updated test conditions for $V_{OL}$ and $V_{OH}$ parameters; removed 225 MHz and 100 MHz frequencies related information) Updated Switching Characteristics (Removed 225 MHz and 100 MHz frequencies related information). Updated Thermal Resistance (Replaced TBDs with respective values for $\Theta_{JA}$ and $\Theta_{JC}$ parameters). Updated Ordering Information (Updated part numbers (By shading and unshading MPNs as per availability); changed the package name for 100-pin TQFP from A100RA to A101 in Package Name column; removed comment on the availability of BG Pb-free package).
*C	419256	RXU	01/10/2006	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Truth Table (Swapped typo $CE_2$ and $\overline{CE}_3$ in the column heading). Updated Electrical Characteristics (Changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE"; updated Note 11 (Changed test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ )). Updated Ordering Information (Updated part numbers; removed Package Name column; added Package Diagram column in the table). Updated Package Diagrams: spec 51-85050 — Changed revision from *A to *B. Updated to new template.
*D	480124	VKN	07/14/2006	Updated Maximum Ratings (Added "Supply Voltage on V <sub>DDQ</sub> Relative to GND" and its corresponding details). Updated Ordering Information (Updated part numbers).
*E	1078184	VKN	05/23/2007	Updated Switching Waveforms (Updated Figure 4).
*F	2633279	NXR / AESA	01/15/2009	Updated Ordering Information (Updated part numbers). Updated to new template.
*G	2756998	VKN	08/28/2009	Added Neutron Soft Error Immunity. Updated Ordering Information (Updated part numbers (By including parts that are available); and modified the disclaimer for the Ordering information). Updated Package Diagrams: spec 51-85180 – Changed revision from *A to *B.



# **Document History Page** (continued)

Document Title: CY7C1347G, 4-Mbit (128K × 36) Pipelined Sync SRAM Document Number: 38-05516						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
*H	2998771	NJY	08/02/2010	Updated Package Diagrams: spec 51-85050 – Changed revision from *B to *C. spec 51-85115 – Changed revision from *B to *C. spec 51-85180 – Changed revision from *B to *C. Added Acronyms. Updated to new template. Completing Sunset Review.		
*	3208774	NJY	03/29/2011	Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions. Updated Package Diagrams: spec 51-85050 – Changed revision from *C to *D.		
*J	3310077	OSN	07/12/2011	Added Units of Measure. Updated to new template. Completing Sunset Review.		
*K	3587066	NJY / PRIT	05/10/2012	Updated Features (Removed non Pb-free 119-ball BGA package and 165-bal FBGA package related information; removed Industrial Temperature related information).  Updated Functional Description (Removed the Note "For best practice recommendations, refer to the Cypress application note, SRAM System Guidelines – AN1064." and its reference).  Updated Pin Configurations (Removed 165-ball FBGA package related information).  Updated Operating Range (Removed Industrial Temperature Range).  Updated Capacitance (Removed 165-ball FBGA package related information).  Updated Thermal Resistance (Removed 165-ball FBGA package related information).  Updated Package Diagrams (Removed spec 51-85180 *C).		
*∟	3690005	PRIT	07/24/2012	No technical updates. Completing Sunset Review.		
*M	3980577	PRIT	05/02/2013	Updated Package Diagrams: spec 51-85115 – Changed revision from *C to *D. Added Errata.		
*N	4039646	PRIT	06/25/2013	Added Errata Footnotes. Updated to new template. Completing Sunset Review.		
*O	4149033	PRIT	10/07/2013	Updated Errata.		
*P	4419265	PRIT	06/25/2014	Included Industrial Temperature Range related information in all instances across the document.  Updated Ordering Information (Updated part numbers).  Updated Package Diagrams: spec 51-85050 – Changed revision from *D to *E. Completing Sunset Review.		
*Q	4569232	PRIT	11/14/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.		



# **Document History Page** (continued)

Document Title: CY7C1347G, 4-Mbit (128K × 36) Pipelined Sync SRAM Document Number: 38-05516						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
*R	5376171	PRIT	07/27/2016	Removed 119-ball BGA package related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Removed spec 51-85115 *D. Updated to new template. Completing Sunset Review.		
*S	6042415	RMES	01/23/2018	Updated Package Diagrams: spec 51-85050 – Changed revision from *E to *G. Updated to new template. Completing Sunset Review.		
*T	6514786	RMES	03/22/2019	Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.		



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Microcontrollers

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/interface

cypress.com/memory

cypress.com/memory

cypress.com/mcu

cypress.com/psoc

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05516 Rev. \*T Revised March 22, 2019 Page 26 of 26