MC9S12H256 Device User Guide V01.20 Covers also MC9S12H128

Original Release Date: 29 SEP 2000 Revised: 28 JUL 2008

Freescale Semiconductor Inc.



Revision History

Version Number	Revision Date	Effective Date	Author	Description of Changes
V01.00	07 MAR 2001	03 APR 2001		Initial version.
V01.01	10 MAI 2001	10 MAY 2001		 Minor formal corrections Changed ATD coupling ratio to 10⁻² Changed V_{DD5} to 4.5V
V01.02	14 MAY 2001	14 MAY 2001		Removed 112-pin package references Changed ATD Electrical Characteristics separate coupling ratio for positive and negative bulk current injection
V01.03	30 MAY 2001	30 MAY 2001		- Reinserted 112-pin package information.
V01.04	11 JUN 2001	11 JUN 2001		- Removed SRSv2 comment from preface - Corrected RESET pin to active low in table 2-1
V01.05	18 JUN 2001	18 JUN 2001		- Adapted style and wording to 9DP256 device user guide - Minor format and wording improvements - Added SRAM data retention disclaimer
V01.06	28 JUN 2001	28 JUN 2001		- Changed Oscillator Characteristics t _{CQOUT} max 2.5s and replaced Clock Monitor Time-out by Clock Monitor Failure Assert Frequency - Changed Self Clock Mode Frequency min 1MHz and max 5.5MHz - Changed I _{DDPS} (RTI and COP disabled) to 400 A - Corrected typo in Figure 2-1 pin 76: PK3 -> PK2
V01.07	12 JUL 2001	12 JUL 2001		- Added t _{EXTR} and t _{EXTF} to Oscillator Characteristics - Added typ value for t _{UPOSC} - Corrected t _{EXTL} and t _{EXTH} values - Updated thermal resistances as per Thermal Simulation Report, July 10, 2001
V01.08	16 JUL 2001	16 JUL 2001		- updated EEPROM size - added DC cutoff capacitor into layout proposals
V01.09	03 AUG 2001	03 AUG 2001		- minor updates
V01.10	29 AUG 2001	29 AUG 2001		- updated electrical spec

Freescale reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Freescale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Freescale products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale was negligent regarding the design or manufacture of the part.

Version Number	Revision Date	Effective Date	Author	Description of Changes
V01.11	11 OCT 2001	11 OCT 2001		Replaced references w.r.t. new family name HCS12. Corrected XCLKS reference in CRG electrical spec.
V01.12	07 NOV 2001	07 NOV 2001		- added 'powered by' column in pin list table
V01.13	08 MAR 2002	08 MAR 2002		 new document numbering removed document order number except from cover sheet updated min VDD, VDDPLL updated currents on V_{OH}, V_{OL} for standard pins updated C_{IN}, I_{DDS}, I_{REF}, C_{INS}, T_{EXTL}, T_{EXTH} included missing lcd electrical spec updated NVM spec
V01.14	16 DEC 2002	16 DEC 2002		- updated input leakage - updated slew rate spec on PU,PV, PW - updated supply currents - included 1K78X - added detailed register map
V01.15	31 MAR 2003	31 MAR 2003		- added K ₁ max value - added chragepump current min/max values
V01.16	05 NOV 2003	05 NOV 2003		- corrected pinout problem in LQFP112 layout proposal
V01.17	04 AUG 2004	04 AUG 2004		- added MC9S12H128
V01.18	13 AUG 2004	13 AUG 2004		- added Internal Pull Resistor columns to signal properties table
V01.19	05 NOV 2004	05 NOV 2004		- changed SPI0 to SPI, ATD0 to ATD
V01.20	28 JUL 2008	28 JUL 2008		- changed PU,PV,PW rise/fall times in EPP package at cold.

MC9S12H256 Device User Guide — V01.20

Section 1 Introduction

1.1	Overview	17
1.2	Features	17
1.3	Modes of Operation	19
1.4	Block Diagram	20
1.5	Device Memory Map	24
1.5.1	Detailed Register Map	30
1.6	Part ID Assignments	53
Section	on 2 Signal Description	
2.1	Device Pinout	55
2.2	Signal Properties Summary	58
2.3	Detailed Signal Descriptions	60
2.3.1	EXTAL, XTAL — Oscillator Pins	60
2.3.2	RESET — External Reset Pin	60
2.3.3	TEST — Test Pin	60
2.3.4	XFC — PLL Loop Filter Pin	60
2.3.5	BKGD / TAGHI / MODC — Background Debug, Tag High, and Mode Pin	60
2.3.6	PAD[15:8] / AN[15:8] — Port AD Input Pins [15:8]	60
2.3.7	PAD[7:0] / AN[7:0] — Port AD Input Pins [7:0]	60
2.3.8	PA[7:0] / FP[15:8] / ADDR[15:8] / DATA[15:8] — Port A I/O Pins	60
2.3.9	PB[7:0] / FP[7:0] / ADDR[7:0] / DATA[7:0] — Port B I/O Pins	61
2.3.10	PE7 / FP22 / XCLKS / NOACC — Port E I/O Pin 7	61
2.3.11	PE6 / MODB / IPIPE1 — Port E I/O Pin 6	61
2.3.12	PE5 / MODA / IPIPE0 — Port E I/O Pin 5	61
2.3.13	PE4 / ECLK — Port E I/O Pin 4	61
2.3.14	PE3 / FP21 / LSTRB / TAGLO — Port E I/O Pin 3	61
2.3.15	PE2 / FP20 / R/W — Port E I/O Pin 2	62
2.3.16	PE1 / IRQ — Port E Input Pin 1	62
2.3.17	PE0 / XIRQ — Port E Input Pin 0	62
2.3.18	PH[7:0] / KWH[7:0] — Port H I/O Pins [7:0]	62
2.3.19	PJ[3:0] / KWJ[3:0] — Port J I/O Pins [3:0]	62
2.3.20	PK7 / FP23 / ECS / ROMONE — Port K I/O Pin 7	62
2.3.21	PK[3:0] / BP[3:0] / XADDR[17:14] — Port K I/O Pins [3:0]	62
2.3.22	PL[7:4] / FP[31:28] — Port L I/O Pins [7:4]	63
2.3.23	PL[3:0] / FP[19:16] — Port L I/O Pins [3:0]	63

2.3.24	PM5 / TXCAN1 — Port M I/O Pin 5	63
2.3.25	PM4 / RXCAN1 — Port M I/O Pin 4	63
2.3.26	PM3 / TXCAN0 — Port M I/O Pin 3	63
2.3.27	PM2 / RXCAN0 — Port M I/O Pin 2	63
2.3.28	PM1 / SCL — Port M I/O Pin 1	63
2.3.29	PM0 / SDA — Port M I/O Pin 0	63
2.3.30	PP[5:2] / PWM[5:2] — Port P I/O Pins [5:2]	64
2.3.31	PP[1:0] / PWM[1:0] — Port P I/O Pins [1:0]	64
2.3.32	PS7 / SS — Port S I/O Pin 7	64
2.3.33	PS6 / SCK — Port S I/O Pin 6	64
2.3.34	PS5 / MOSI — Port S I/O Pin 5	64
2.3.35	PS4 / MISO — Port S I/O Pin 4	64
2.3.36	PS3 / TXD1 — Port S I/O Pin 3	64
2.3.37	PS2 / RXD1 — Port S I/O Pin 2	64
2.3.38	PS1 / TXD0 — Port S I/O Pin 1	65
2.3.39	PS0 / RXD0 — Port S I/O Pin 0	65
2.3.40	PT[7:4] / IOC[7:4] — Port T I/O Pins [7:4]	65
2.3.41	PT[3:0] / IOC[3:0] / FP[27:24] — Port T I/O Pins [3:0]	65
2.3.42	PU[7:4] / M1C1P, M1C1M, M1C0P, M1C0M — Port U I/O Pins [7:4]	65
2.3.43	PU[3:0] / M0C1P, M0C1M, M0C0P, M0C0M — Port U I/O Pins [3:0]	65
2.3.44	PV[7:4] / M3C1P, M3C1M, M3C0P, M3C0M — Port V I/O Pins [7:4]	65
2.3.45	PV[3:0] / M2C1P, M2C1M, M2C0P, M2C0M — Port V I/O Pins [3:0]	66
2.3.46	PW[7:4] / M5C1P, M5C1M, M5C0P, M5C0M — Port W I/O Pins [7:4]	66
2.3.47	PW[3:0] / M4C1P, M4C1M, M4C0P, M4C0M — Port W I/O Pins [3:0]	66
2.4 P	Power Supply Pins	66
2.4.1	VDDR — External Power Pin	66
2.4.2	VDDX1, VDDX2, VSSX1, VSSX2 — External Power and Ground Pins	66
2.4.3	VDD1, VSS1, VSS2 — Core Power Pins	67
2.4.4	VDDA, VSSA — Power Supply Pins for ATD and VREG	67
2.4.5	VDDM1, VDDM2, VDDM3 — Power Supply Pins for Motor 0 to 5	67
2.4.6	VSSM1, VSSM2, VSSM3 — Ground Pins for Motor 0 to 5	67
2.4.7	VLCD — Power Supply Reference Pin for LCD driver	67
2.4.8	VRH, VRL — ATD Reference Voltage Input Pins	67
2.4.9	VDDPLL, VSSPLL — Power Supply Pins for PLL	67

Section 3 System Clock Description

3.1	Overview	69
Secti	on 4 Modes of Operation	
4.1	Overview	71
4.2	Modes of Operation	71
4.2.1	Normal Operating Modes	72
4.2.2	Special Operating Modes	74
4.2.3	Test Operating Mode (Freescale Use Only)	75
4.3	Security	76
4.3.1	Securing the Microcontroller	76
4.3.2	Operation of the Secured Microcontroller	76
4.3.3	Unsecuring the Microcontroller	76
4.4	Low Power Modes	77
Secti	on 5 Resets and Interrupts	
5.1	Overview	79
5.2	Vectors	79
5.2.1	Vector Table	79
5.3	Effects of Reset	80
5.3.1	I/O pins	80
5.3.2	Memory	81
Section	on 6 HCS12 Core Block Description	
Section	on 7 Clock and Reset Generator (CRG) Block Description	
7.1	Device-specific information	83
7.1.1	XCLKS	
Secti	on 8 Timer (TIM) Block Description	
Secti	on 9 Analog to Digital Converter (ATD) Block Description	
Secti	on 10 Inter-IC Bus (IIC) Block Description	
Secti	on 11 Serial Communications Interface (SCI) Block Description	
Secti	on 12 Serial Peripheral Interface (SPI) Block Description	

Section 13 Pulse Width Modulator (PWM) Block Description Section 14 Flash EEPROM 256K Block Description Section 15 EEPROM 4K Block Description Section 16 RAM Block Description Section 17 Liquid Crystal Display Driver (LCD) Block Description Section 18 MSCAN Block Description Section 19 PWM Motor Control (MC) Block Description Section 20 Port Integration Module (PIM) Block Description Section 21 Voltage Regulator (VREG) Block Description 21.1 21.1.1 21.1.2 21.2 Recommended PCB layout......86 Appendix A Electrical Characteristics A.1 A.1.1 A.1.2A.1.3Pins......90 A.1.4 A.1.5 A.1.6 A.1.7 Operating Conditions.......93 A.1.8 A.1.9 A.1.10 A.2 A.2.1 A.2.2

A.2.3	ATD accuracy	101
A.3	NVM, Flash and EEPROM	103
A.3.1	NVM timing	103
A.3.2	NVM Reliability	104
A.4	Reset, Oscillator and PLL	107
A.4.1	Startup	107
A.4.2	Oscillator	108
A.4.3	Phase Locked Loop	109
A.5	MSCAN	113
A.6	SPI	115
A.6.1	Master Mode	115
A.6.2	Slave Mode	117
A.7	LCD_32F4B	119
A.8	External Bus Timing	121
A.8.1	General Muxed Bus Timing	121
Appe	ndix B Package Information	
B.1	General	125
B.2	112-pin LQFP package	126
B.3	144-pin LQFP package	127

MCQS1	2H256	Davica	Hear	Guide —	. V/\1	20

Figure 1-1	MC9S12H256 Block Diagram	21
Figure 1-2	MC9S12H128 Block Diagram	23
Figure 1-3	MC9S12H256 Memory Map	27
Figure 1-4	MC9S12H128 Memory Map	29
Figure 2-1	Pin Assignments in 112-pin LQFP for MC9S12H256 and MC9S12H128	56
Figure 2-2	Pin Assignments in 144-pin LQFP for MC9S12H256	57
Figure 3-1	Clock Connections	69
Figure 21-1	LQFP112 recommended PCB layout	86
Figure 21-2	LQFP144 recommended PCB layout	87
Figure A-1	ATD Accuracy Definitions	102
Figure A-2	Basic PLL functional diagram	109
Figure A-3	Jitter Definitions	111
Figure A-4	Maximum bus clock jitter approximation	111
Figure A-5	SPI Master Timing (CPHA = 0)	115
Figure A-6	SPI Master Timing (CPHA =1)	116
Figure A-7	SPI Slave Timing (CPHA = 0)	117
Figure A-8	SPI Slave Timing (CPHA =1)	117
Figure A-9	General External Bus Timing	122
Figure B-1	112-pin LQFP mechanical dimensions (case no. 987)	126
Figure B-2	144-pin LQFP mechanical dimensions (case no. 918-03)	127

MC9S12H256	Davica I	Isar Guida —	V01	20
1016.9.5 1 / 17.30	INCUICE	1261 (20106 —		. Z U

Table 0-1	Document References	15
Table 1-1	Device Memory Map MC9S12H256	26
Table 1-2	Device Memory Map MC9S12H128	27
Table 1-3	Detailed MSCAN Foreground Receive and Transmit Buffer Layout	44
Table 1-4	Detailed MSCAN Foreground Receive and Transmit Buffer Layout	46
Table 1-5	Assigned Part ID Numbers	53
Table 1-6	Memory size registers	54
Table 2-1	Signal Properties	58
Table 4-1	Mode Selection	71
Table 5-1	Reset and Interrupt Vector Table	79
Table 21-1	Recommended Components	88
Table A-1	Absolute Maximum Ratings	91
Table A-2	ESD and Latch-up Test Conditions	92
Table A-3	ESD and Latch-Up Protection Characteristics	92
Table A-4	Operating Conditions	93
Table A-5	Thermal Package Characteristics	94
Table A-6	5V I/O Characteristics	96
Table A-7	Supply Current Characteristics	98
Table A-8	ATD Operating Characteristics	99
Table A-9	ATD Electrical Characteristics	100
Table A-10	ATD Conversion Performance	101
Table A-11	NVM Timing Characteristics	104
Table A-12	NVM Reliability Characteristics	105
Table A-13	Startup Characteristics	107
Table A-14	Oscillator Characteristics	108
Table A-15	PLL Characteristics	112
Table A-16	MSCAN Wake-up Pulse Characteristics	113
Table A-17	SPI Master Mode Timing Characteristics	116
Table A-18	SPI Slave Mode Timing Characteristics	118
LCD_32F4E	B Driver Electrical Characteristics 119	
Table A-20	Expanded Bus Timing Characteristics	123

MC9S12H256	Davica I	Isar Guida —	V01	20
1016.9.5 1 / 17.30	INCUICE	1261 (20106 —		. Z U

Preface

The Device User Guide provides information about the MC9S12H256 and MC9S12H128 device made up of standard HCS12 blocks and the HCS12 processor core.

This document is part of the customer documentation. A complete set of device manuals also includes the HCS12 Core User Guide and all the individual Block User Guides of the implemented modules. In an effort to reduce redundancy all module specific information is located only in the respective Block User Guide. If applicable, special implementation details of the module are given in the block description sections of this document.

See **Table 0-1** for names and versions of the referenced documents throughout the Device User Guide.

Table 0-1 Document References

User Guide	Version	Document Order Number					
HCS12 V1.5 Core User Guide	1.2	HCS12COREUG					
CRG Block User Guide	V02	S12CRGV2/D					
TIM_16B8C Block User Guide	V01	S12TIM16B8CV1/D					
ATD_10B16C Block User Guide	V02	S12ATD10B16CV2/D					
IIC Block User Guide	V02	S12IICV2/D					
SCI Block User Guide	V02	S12SCIV2/D					
SPI Block User Guide	V02	S12SPIV2/D					
PWM_8B6C Block User Guide	V01	S12PWM8B6CV1/D					
FTS256K Block User Guide	V02	S12FTS256KV2/D					
EETS4K Block User Guide	V02	S12EETS4KV2/D					
LCD_32F4B Block User Guide	V01	S12LCD32F4BV1/D					
MSCAN Block User Guide	V02	S12MSCANV2/D					
MC_10B12C Block User Guide	V02	S12MC10B12CV2/D					
PIM_9H256 Block User Guide	V01	S12PIMH256V1/D					
VREG Block User Guide	V01	S12VREGV1/D					

MCQS1	2H256	Davica	Hear	Guide —	. V/\1	20

Section 1 Introduction

1.1 Overview

The MC9S12H256 microcontroller unit (MCU) is a 16-bit device composed of standard on-chip peripherals including a 16-bit central processing unit (HCS12 CPU), 256K bytes of Flash EEPROM, 12K bytes of RAM, 4K bytes of EEPROM, two asynchronous serial communications interfaces (SCI), a serial peripheral interface (SPI), an IIC-bus interface (IIC), an 8-channel 16-bit timer (TIM), a 16-channel, 10-bit analog-to-digital converter (ATD), a six-channel pulse width modulator (PWM), and two CAN 2.0 A, B software compatible modules (MSCAN).

The MC9S12H128 microcontroller unit (MCU) is a 16-bit device composed of standard on-chip peripherals including a 16-bit central processing unit (HCS12 CPU), 128K bytes of Flash EEPROM, 6K bytes of RAM, 2K bytes of EEPROM, one asynchronous serial communications interface (SCI), a serial peripheral interface (SPI), an IIC-bus interface (IIC), an 8-channel 16-bit timer (TIM), a 8-channel, 10-bit analog-to-digital converter (ATD), a two-channel pulse width modulator (PWM), and two CAN 2.0 A, B software compatible modules (MSCAN).

In addition, it features a 32x4 liquid crystal display (LCD) controller/driver and a motor pulse width modulator (MC) consisting of 24 high current outputs suited to drive up to 6 stepper motors. System resource mapping, clock generation, interrupt control, and bus interfacing are managed by the HCS12 Core.

The MC9S12H256 has full 16-bit data paths throughout. The inclusion of a PLL circuit allows power consumption and performance to be adjusted to suit operational requirements. In addition to the I/O ports available in each module, 12 general purpose I/O pins are available with interrupt and wake-up capability from STOP or WAIT mode.

1.2 Features

- HCS12 Core
 - 16-bit HCS12 CPU
 - i. Upward compatible with M68HC11 instruction set
 - ii. Interrupt stacking and programmer's model identical to M68HC11
 - iii. 20-bit ALU
 - iv. Instruction queue
 - v. Enhanced indexed addressing
 - MEBI (Multiplexed External Bus Interface)
 - MMC (Module Mapping Control)
 - INT (Interrupt control)
 - BKP (Breakpoints)

- BDM (Background Debug Mode)
- CRG (low current oscillator, PLL, reset, clocks, COP watchdog, real time interrupt, clock monitor)
- 8-bit and 4-bit ports with interrupt functionality
 - Digital filtering
 - Programmable rising or falling edge trigger
- Memory
 - 128K, 256K Flash EEPROM
 - 2K, 4K byte EEPROM
 - 6K, 12K byte RAM
- Analog-to-Digital Converter
 - 8, 16 channels, 10-bit resolution
 - External conversion trigger capability
- Two 1M bit per second, CAN 2.0 A, B software compatible modules
 - Five receive and three transmit buffers
 - Flexible identifier filter programmable as 2 x 32 bit, 4 x 16 bit or 8 x 8 bit
 - Four separate interrupt channels for Rx, Tx, error and wake-up
 - Low-pass filter wake-up function
 - Loop-back for self test operation
- Timer
 - 16-bit main counter with 7-bit prescaler
 - 8 programmable input capture or output compare channels
 - Two 8-bit or one 16-bit pulse accumulators
- 2, 6 PWM channels
 - Programmable period and duty cycle
 - 8-bit 2, 6-channel or 16-bit 1, 3-channel
 - Separate control for each pulse width and duty cycle
 - Center-aligned or left-aligned outputs
 - Programmable clock select logic with a wide range of frequencies
 - Fast emergency shutdown input
- Serial interfaces
 - Two asynchronous Serial Communications Interfaces (SCI)
 - Synchronous Serial Peripheral Interface (SPI)

- Inter-Integrated Circuit interface (IIC)
- Liquid Crystal Display driver with variable input voltage
 - Configurable for up to 32 frontplanes and 4 backplanes or general purpose input or output
 - 5 modes of operation allow for different display sizes to meet application requirements
 - Unused frontplane and backplane pins can be used as general purpose I/O
- 16, 24 high current drivers suited for PWM motor control
 - Each PWM channel switchable between two drivers in an H-bridge configuration
 - Left, right and center aligned outputs
 - Support for sine and cosine drive
 - Dithering
 - Output slew rate control
- 144-Pin or 112-Pin LQFP package
 - I/O lines with 5V input and drive capability
 - 5V A/D converter inputs
 - Operation at 32MHz equivalent to 16MHz Bus Speed
 - Development support
 - Single-wire background debugTM mode (BDM)
 - On-chip hardware breakpoints

1.3 Modes of Operation

User modes

- Normal and Emulation Operating Modes
 - Normal Single-Chip Mode
 - Normal Expanded Wide Mode
 - Normal Expanded Narrow Mode
 - Emulation Expanded Wide Mode
 - Emulation Expanded Narrow Mode
- Special Operating Modes
 - Special Single-Chip Mode with active Background Debug Mode
 - Special Test Mode (Freescale Use Only)
 - Special Peripheral Mode (Freescale Use Only)

Low power modes

- Stop Mode
- Pseudo Stop Mode
- Wait Mode

1.4 Block Diagram

Figure 1-1 is a block diagram of the MC9S12H256 device.




Figure 1-1 MC9S12H256 Block Diagram

Figure 1-2 is a block diagram of the MC9S12H128 device.					




Figure 1-2 MC9S12H128 Block Diagram

1.5 Device Memory Map

Table 1-1 and **Figure 1-3** show the device memory map of the MC9S12H256.

Table 1-1 Device Memory Map MC9S12H256

Address	Module	Size (Bytes)
\$0000 - \$0017	CORE (Ports A, B, E, Modes, Inits, Test)	24
\$0018 - \$0019	Reserved	2
\$001A - \$001B	Device ID register (PARTID)	2
\$001C - \$001F	CORE (MEMSIZ, IRQ, HPRIO)	4
\$0020 - \$0027	Reserved	8
\$0028 - \$002F	CORE (Background Debug Mode)	8
\$0030 - \$0033	CORE (PPAGE, Port K)	4
\$0034 - \$003F	Clock and Reset Generator (PLL, RTI, COP)	12
\$0040 - \$006F	Standard Timer Module 16-bit 8 channels (TIM)	48
\$0070 - \$007F	Reserved	16
\$0080 - \$00AF	Analog to Digital Converter 10-bit 16 channels (ATD)	48
\$00B0 - \$00BF	Reserved	16
\$00C0 - \$00C7	Inter Integrated Circuit (IIC)	8
\$00C8 - \$00CF	Serial Communications Interface 0 (SCI0)	8
\$00D0 - \$00D7	Serial Communications Interface 1 (SCI1)	8
\$00D8 - \$00DF	Serial Peripheral Interface (SPI)	8
\$00E0 - \$00FF	Pulse Width Modulator 8-bit 6 channels (PWM)	32
\$0100 – \$010F	Flash control registers	16
\$0110 - \$011B	EEPROM control registers	12
\$011C - \$011F	Reserved	4
\$0120 - \$0137	Liquid Crystal Display Driver 32x4 (LCD)	24
\$0140 – \$017F	Freescale Scalable Controller Area Network 0 (MSCAN0)	64
\$0180 – \$01BF	Freescale Scalable Controller Area Network 1 (MSCAN1)	64
\$01C0 - \$01FF	Motor Control Module (MC)	64
\$0200 - \$027F	Port Integration Module (PIM)	128
\$0280 - \$03FF	Reserved	384
\$0000 – \$0FFF	EEPROM array	4096
\$1000 – \$3FFF	RAM array	12288
\$4000 – \$7FFF	Fixed Flash EEPROM array incl. 0.5K, 1K, 2K or 4K Protected Sector at start	16384
\$8000 – \$BFFF	Flash EEPROM Page Window	16384
\$C000 – \$FFFF	Fixed Flash EEPROM array incl. 0.5K, 1K, 2K or 4K Protected Sector at end and 256 bytes of Vector Space at \$FF80 – \$FFFF	16384




Figure 1-3 MC9S12H256 Memory Map

Table 1-2 and **Figure 1-4** show the device memory map of the MC9S12H128.

Table 1-2 Device Memory Map MC9S12H128

Address	Module	Size (Bytes)
\$0000 - \$0017	CORE (Ports A, B, E, Modes, Inits, Test)	24
\$0018 - \$0019	Reserved	2
\$001A - \$001B	Device ID register (PARTID)	2
\$001C - \$001F	CORE (MEMSIZ, IRQ, HPRIO)	4
\$0020 - \$0027	Reserved	8
\$0028 - \$002F	CORE (Background Debug Mode)	8
\$0030 - \$0033	CORE (PPAGE, Port K)	4
\$0034 – \$003F	Clock and Reset Generator (PLL, RTI, COP)	12
\$0040 - \$006F	Standard Timer Module 16-bit 8 channels (TIM)	48
\$0070 - \$007F	Reserved	16
\$0080 - \$00AF	Analog to Digital Converter 10-bit 16 channels (ATD)	48
\$00B0 - \$00BF	Reserved	16
\$00C0 - \$00C7	Inter Integrated Circuit (IIC)	8

Table 1-2 Device Memory Map MC9S12H128

Address	Module	Size (Bytes)
\$00C8 - \$00CF	Serial Communications Interface 0 (SCI0)	8
\$00D0 - \$00D7	Reserved	8
\$00D8 - \$00DF	Serial Peripheral Interface (SPI)	8
\$00E0 - \$00FF	Pulse Width Modulator 8-bit 6 channels (PWM)	32
\$0100 – \$010F	Flash control registers	16
\$0110 – \$011B	EEPROM control registers	12
\$011C - \$011F	Reserved	4
\$0120 - \$0137	Liquid Crystal Display Driver 32x4 (LCD)	24
\$0140 – \$017F	Freescale Scalable Controller Area Network 0 (MSCAN0)	64
\$0180 – \$01BF	Freescale Scalable Controller Area Network 1 (MSCAN1)	64
\$01C0 - \$01FF	Motor Control Module (MC)	64
\$0200 - \$027F	Port Integration Module (PIM)	128
\$0280 - \$03FF	Reserved	384
\$0000 - \$07FF	EEPROM array	2048
\$1000 – \$3FFF	RAM array	12288
\$4000 – \$7FFF	Fixed Flash EEPROM array incl. 0.5K, 1K, 2K or 4K Protected Sector at start	16384
\$8000 – \$BFFF	Flash EEPROM Page Window	16384
\$C000 – \$FFFF	Fixed Flash EEPROM array incl. 0.5K, 1K, 2K or 4K Protected Sector at end and 256 bytes of Vector Space at \$FF80 – \$FFFF	16384




Figure 1-4 MC9S12H128 Memory Map

1.5.1 Detailed Register Map

\$0000 - \$000F

MEBI map 1 of 3 (Core User Guide)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0000	PORTA	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0001	PORTB	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0002	DDRA	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0003	DDRB	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0004	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$0005	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$0006	Reserved	Read:	0	0	0	0	0	0	0	0
φοσσσ	110001100	Write:								
\$0007	Reserved	Read:	0	0	0	0	0	0	0	0
\$0008	PORTE	Write: Read: Write:	Bit 7	6	5	4	3	2	Bit 1	Bit 0
\$0009	DDRE	Read: Write:	Bit 7	6	5	4	3	Bit 2	0	0
\$000A	PEAR	Read: Write:	NOACCE	0	PIPOE	NECLK	LSTRE	RDWE	0	0
\$000B	MODE	Read: Write:	MODC	MODB	MODA	0	IVIS	0	EMK	EME
\$000C	PUCR	Read:	PUPKE	0	0	PUPEE	0	0	PUPBE	PUPAE
ψυυυυ	FOCK	Write:	TOTAL			IOILL			1 OF BE	IOIAL
\$000D	RDRIV	Read: Write:	RDPK	0	0	RDPE	0	0	RDPB	RDPA
\$000E	EBICTL	Read:	0	0	0	0	0	0	0	ESTR
ΨΟΟΟΕ	LDIOTE	Write:								ESIK
\$000F	Reserved	Read:	0	0	0	0	0	0	0	0
		Write:								

\$0010 - \$0014

MMC map 1 of 4 (Core User Guide)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0010	INITRM	Read:	RAM15	RAM14	RAM13	RAM12	RAM11	0	0	RAMHAL
φοσιο		Write:	10	10	10 0010	10 00112				
\$0011	INITRG	Read:	0	REG14	REG13	REG12	REG11	0	0	0
φυστι	INTIKG	Write:		KEG 14	REGIS	REGIZ	KEGII			
CO040	INITEE	Read:	EE15	EE14	EE13	EE12	0	0	0	EEON
\$0012		Write:	EE13	CC14	EEIS					LEON
\$0042	MISC	Read:	0	0	0	0	EXSTR1	EXSTR0	ROMHM	ROMON
\$0013		Write:						EXSIRU		
COO14	MTST0	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0014	Test Only	Write:								

Bit 0 ADR0

INT0

\$0015 - \$0016

INT map 1 of 2 (Core User Guide)

Address	Name
\$0015	ITCR

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
Read:	0	0	0	WRINT	ADR3	ADR2	ADR1
Write:				VVINII	ADNO	ADNZ	ADKI
Read: Write:	1 11/11 1	INTC	INTA	INT8	INT6	INT4	INT2

\$0016 ITEST

\$0017 - \$0017 MMC map 2 of 4 (Core User Guide)

Address	Name
\$0017	MTST1
φυσιτ	Test Only

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	Bit 7	6	5	4	3	2	1	Bit 0
Write:								

\$0018 - \$001B

Miscellaneous Peripherals (Device User Guide, Table 1-5)

Address	Name
\$0018	Reserved
\$0019	Reserved
\$001A	PARTIDH
\$001B	PARTIDL

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	0	0	0	0	0	0	0	0
Write:								
Read:	0	0	0	0	0	0	0	0
Write:								
Read:	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
Write:								
Read:	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
Write:								

\$001C - \$001D

MMC map 3 of 4 (Core and Device User Guide, Table 1-6)

Address	Name
\$001C	MEMSIZ0
\$001D	MEMSIZ1

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	reg_sw0	0	eep_sw1	eep_sw0	0	ram_sw2	ram_sw1	ram_sw0
Write:								
Read:	rom_sw1	rom_sw0	0	0	0	0	pag_sw1	pag_sw0
Write:								

\$001E - \$001E

MEBI map 2 of 3 (Core User Guide)

Address	Name
\$001E	INTCR

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	IDOE	IRQEN	0	0	0	0	0	0
Write:	IRQE	ZE IRQEN						

\$001F - \$001F

INT map 2 of 2 (Core User Guide)

Address	Name
\$001F	HPRIO

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	PSEL7	PSEL6	PSEL5	PSEL4	PSEL3	PSEL2	PSEL1	0
Write:	F3EL1	FSELO	FSELS	FSEL4	FSELS	PSEL2	POELI	

\$0020 - \$0027

Reserved

Address	Name
\$0020 -	Dagarija
\$0027	Reserved

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	0	0	0	0	0	0	0	0
Write:								

\$0028 - \$002F

BKP (Core User Guide)

Address	Name
\$0028	ВКРСТ0
\$0029	BKPCT1
\$002A	BKP0X
\$002B	BKP0H
\$002C	BKP0L
\$002D	BKP1X
\$002E	BKP1H
\$002F	BKP1L

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	BKEN	BKFULL	BKBDM	BKTAG	0	0	0	0
Write:	DVEN	DNFULL	DVDDINI	DNIAG				
Read:	вкомвн	BK0MBL	BK1MBH	BK1MBL	BK0RWE	BK0RW	BK1RWE	BK1RW
Write:	DIVOIVIDITI	DIVOIVIDE	DIX HVIDI I	DIVINIDE	DIVOIVAL	DIVOITA	DIVITABLE	DIVITATI
Read:	0	0	BK0V5	BK0V4	BK0V3	BK0V2	BK0V1	BK0V0
Write:			DICOVO	DIXUV4	DNOVS	DNOVZ	DIXOVI	DIGOVO
Read:	Bit 15	14	13	12	11	10	9	Bit 8
Write:	Dit 10	17	10	12	11	10		Dit 0
Read:	Bit 7	6	5	4	3	2	1	Bit 0
Write:	Dit 1	0	3	7	3		'	טונ ט
Read:	0	0	BK1V5	BK1V4	BK1V3	BK1V2	BK1V1	BK1V0
Write:			DICTVO	DICTO	DICTVO	DICTVZ	DICTVI	DK1VU
Read:	Bit 15	14	13	12	11	10	9	Bit 8
Write:	DIL 13	14	13	12	11	10	9	Dit 0
Read:	Bit 7	6	5	4	3	2	1	Bit 0
Write:	Dit 1	O	,	+	J	2	1	Dit 0

\$0030 - \$0031

MMC map 4 of 4 (Core User Guide)

Address	Name
\$0030	PPAGE

\$0031 Reserved

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	0	0	PIX5	PIX4	PIX3	PIX2	PIX1	PIX0
Write:			LIVO	Γ1Λ 4	LIVO	ΓΙΛΖ	ΓIXI	FIXU
Read:	0	0	0	0	0	0	0	0
Write:								

\$0032 - \$0033

MEBI map 3 of 3 (Core User Guide)

Address	Name
\$0032	PORTK
\$0033	DDRK

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$0034 - \$003F

CRG (Clock and Reset Generator)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0034	SYNR	Read:	0	0	SYN5	SYN4	SYN3	SYN2	SYN1	SYN0
Ψσσσ.	• • • • • • • • • • • • • • • • • • • •	Write:					• • • • • • • • • • • • • • • • • • • •			
\$0035	REFDV	Read:	0	0	0	0	REFDV3	REFDV2	REFDV1	REFDV0
*		Write:								
\$0036	CTFLG	Read:	0	0	0	0	0	0	0	0
·	TEST ONLY	Write:					1.001/			2011
\$0037	CRGFLG	Read:	RTIF	PORF	0	LOCKIF	LOCK	TRACK	SCMIF	SCM
·		Write:		•	•					
\$0038	CRGINT	Read:	RTIE	0	0	LOCKIE	0	0	SCMIE	0
		Write:								
\$0039	CLKSEL	Read: Write:	PLLSEL	PSTP	SYSWAI	ROAWAI	PLLWAI	CWAI	RTIWAI	COPWAI
		Read:					0			
\$003A	PLLCTL	Write:	CME	PLLON	AUTO	ACQ	J	PRE	PCE	SCME
Фосор	DTIOTI	Read:	0	DTDA	DTDs	DTD 4	DTDO	DTDO	DTD4	DTD0
\$003B	RTICTL	Write:		RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0
¢002C	COPCTL	Read:	WCOP	RSBCK	0	0	0	CR2	CD4	CDO
\$003C	COPCIL	Write:	WCOP	KODUK				CKZ	CR1	CR0
\$003D	FORBYP	Read:	0	0	0	0	0	0	0	0
φυσου	TEST ONLY	Write:								
\$003E	CTCTL	Read:	0	0	0	0	0	0	0	0
ΨΟΟΟΙ	TEST ONLY	Write:								
\$003F	ARMCOP	Read:	0	0	0	0	0	0	0	0
φυσσι	, ii (iviooi	Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$0040 - \$006F

TIM (Timer 16 Bit 8 Channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0040	TIOS	Read: Write:	IOS7	IOS6	IOS5	IOS4	IOS3	IOS2	IOS1	IOS0
\$0041	CFORC	Read:	0	0	0	0	0	0	0	0
φυυ4 ι	CFORC	Write:	FOC7	FOC6	FOC5	FOC4	FOC3	FOC2	FOC1	FOC0
\$0042	ОС7М	Read: Write:	OC7M7	ОС7М6	OC7M5	OC7M4	ОС7М3	OC7M2	OC7M1	ОС7М0
\$0043	OC7D	Read: Write:	OC7D7	OC7D6	OC7D5	OC7D4	OC7D3	OC7D2	OC7D1	OC7D0
\$0044	TCNT (hi)	Read:	Bit 15	14	13	12	11	10	9	Bit 8
ψ0044	TCIVI (III)	Write:								
\$0045	TCNT (lo)	Read:	Bit 7	6	5	4	3	2	1	Bit 0
ψ0043	10111 (10)	Write:								
\$0046	TSCR1	Read:	TEN	TSWAI	TSFRZ	TFFCA	0	0	0	0
ΨΟΟ-ΙΟ	1001(1	Write:	ILIN	1000	101112	11104				
\$0047	TTOV	Read: Write:	TOV7	TOV6	TOV5	TOV4	TOV3	TOV2	TOV1	TOV0
\$0048	TCTL1	Read: Write:	OM7	OL7	OM6	OL6	OM5	OL5	OM4	OL4
\$0049	TCTL2	Read: Write:	ОМЗ	OL3	OM2	OL2	OM1	OL1	ОМ0	OL0

\$0040 - \$006F

TIM (Timer 16 Bit 8 Channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$004A	TCTL3	Read: Write:	EDG7B	EDG7A	EDG6B	EDG6A	EDG5B	EDG5A	EDG4B	EDG4A
\$004B	TCTL4	Read: Write:	EDG3B	EDG3A	EDG2B	EDG2A	EDG1B	EDG1A	EDG0B	EDG0A
\$004C	TIE	Read: Write:	C7I	C6I	C5I	C4I	C3I	C2I	C1I	COI
\$004D	TSCR2	Read: Write:	TOI	0	0	0	TCRE	PR2	PR1	PR0
\$004E	TFLG1	Read: Write:	C7F	C6F	C5F	C4F	C3F	C2F	C1F	C0F
\$004F	TFLG2	Read: Write:	TOF	0	0	0	0	0	0	0
\$0050	TC0 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0051	TC0 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0052	TC1 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0053	TC1 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0054	TC2 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0055	TC2 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0056	TC3 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0057	TC3 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0058	TC4 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0059	TC4 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$005A	TC5 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$005B	TC5 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$005C	TC6 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$005D	TC6 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$005E	TC7 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$005F	TC7 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0060	PACTL	Read: Write:	0	PAEN	PAMOD	PEDGE	CLK1	CLK0	PAOVI	PAI
\$0061	PAFLG	Read: Write:	0	0	0	0	0	0	PAOVF	PAIF
\$0062	PACNT (hi)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$0040 - \$006F

TIM (Timer 16 Bit 8 Channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0063	PACNT (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0064	Reserved	Read: Write:								
\$0065	Reserved	Read: Write:								
\$0066	Reserved	Read: Write:								
\$0067	Reserved	Read: Write:								
\$0068	Reserved	Read: Write:								
\$0069	Reserved	Read: Write:								
\$006A	Reserved	Read: Write:								
\$006B	Reserved	Read: Write:								
\$006C	Reserved	Read: Write:								
\$006D	TIMTST Test Only	Read: Write:	0	0	0	0	0	0	TCBYP	PCBYP
\$006E	Reserved	Read: Write:								
\$006F	Reserved	Read: Write:								

\$0070 - \$007F

Reserved

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0070 -	Decembed	Read:	0	0	0	0	0	0	0	0
\$007F	Reserved	Write:								

\$0080 - \$00AF

ATD (Analog to Digital Converter 10 Bit 16 Channel)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0080	ATDCTL0	Read:	0	0	0	0	0	0	0	0
φυσου	AIDCILU	Write:								
# 0004	ATDCTL1	Read:	0	0	0	0	0	0	0	0
\$0081	AIDCILI	Write:								
¢0002	ATDCTL2	Read:	ADPU	AFFC	AWAI	ETRIGLE	ETRIGP	ETRIG	ASCIE	ASCIF
\$0082	AIDCILZ	Write:	ADPU	AFFC	AVVAI	EIRIGLE	EIRIGE	EIRIG	ASCIE	
\$0083	ATDCTL3	Read:	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0
φυυο3	AIDCILS	Write:		360	340	320	310	FIFO	ΓΚΔΙ	FKZU
\$0084	ATDCTL4	Read:	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0
φ000 4	AIDCIL4	Write:	SKESO	SIVIFI	SIVIFU	FK34	FRSS	FK32	FRSI	PKSU
¢0095	ATDCTL5	Read:	DJM	DSGN	SCAN	MULT	CD	CC	СВ	CA
\$0085	AIDCILS	Write:	ואונים	DOGN	SCAN	IVIOLI	CD		СВ	CA

\$0080 - \$00AF

ATD (Analog to Digital Converter 10 Bit 16 Channel)

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0086	ATDSTAT0	Read:	SCF	0	ETORF	FIFOR	CC3	CC2	CC1	CC0
		Write: Read:	0	0	0	0	0	0	0	0
\$0087	Reserved	Write:	<u> </u>	- U		- U	Ů	Ü		
\$0088	ATDTEST0	Read:	SAR9	SAR8	SAR7	SAR6	SAR5	SAR4	SAR3	SAR2
ψοσοσ	AIDILOIO	Write:	2.2.	0.50					.== 0.17	
\$0089	ATDTEST1	Read: Write:	SAR1	SAR0	0	0	0	RST	ATDCLK	SC
00004	470.07470	Read:	CCF15	CCF14	CCF13	CCF12	CCF11	CCF10	CCF9	CCF8
\$008A	ATDSTAT2	Write:								
\$008B	ATDSTAT1	Read:	CCF7	CCF6	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0
		Write: Read:								
\$008C	ATDDIEN0	Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$008D	ATDDIEN1	Read:	Bit 7	6	5	4	3	2	1	Bit 0
φοσοΒ	/ (I D D I L I V I	Write:								
\$008E	PORTAD0	Read: Write:	Bit15	14	13	12	11	10	9	Bit8
Ф 000 Г	DODTA D4	Read:	Bit7	6	5	4	3	2	1	BIT 0
\$008F	PORTAD1	Write:								
\$0090	ATDDR0H	Read:	Bit15	14	13	12	11	10	9	Bit8
		Write: Read:	Bit7	6	5	4	3	2	1	Bit0
\$0091	ATDDR0L	Write:	Diti	U	3	7	0		1	Dito
\$0092	ATDDR1H	Read:	Bit15	14	13	12	11	10	9	Bit8
ψουσε	MIDDINIII	Write:	D:17	•	_	4	•	0	4	D:10
\$0093	ATDDR1L	Read: Write:	Bit7	6	5	4	3	2	1	Bit0
# 0004	ATDDDOLL	Read:	Bit15	14	13	12	11	10	9	Bit8
\$0094	ATDDR2H	Write:								
\$0095	ATDDR2L	Read:	Bit7	6	5	4	3	2	1	Bit0
		Write: Read:	Bit15	14	13	12	11	10	9	Bit8
\$0096	ATDDR3H	Write:	Dit10	17	10	12	11	10	J	Dito
\$0097	ATDDR3L	Read:	Bit7	6	5	4	3	2	1	Bit0
φοσοι	THEBITOL	Write:	Distan	4.4	40	40	4.4	40		Dito
\$0098	ATDDR4H	Read: Write:	Bit15	14	13	12	11	10	9	Bit8
# 0000	ATDDD 41	Read:	Bit7	6	5	4	3	2	1	Bit0
\$0099	ATDDR4L	Write:								
\$009A	ATDDR5H	Read:	Bit15	14	13	12	11	10	9	Bit8
		Write: Read:	Bit7	6	5	4	3	2	1	Bit0
\$009B	ATDDR5L	Write:	DILI	O O	,	-4	3	2	I	Dito
\$009C	ATDDR6H	Read:	Bit15	14	13	12	11	10	9	Bit8
\$009C	AIDDROII	Write:		_			_	_		
\$009D	ATDDR6L	Read: Write:	Bit7	6	5	4	3	2	1	Bit0
		Read:	Bit15	14	13	12	11	10	9	Bit8
\$009E	ATDDR7H	Write:								

\$0080 - \$00AF

ATD (Analog to Digital Converter 10 Bit 16 Channel)

Address	Name	Γ	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
4000		Read:	Bit7	6	5	4	3	2	1	Bit0
\$009F	ATDDR7L	Write:								
# 00 4 0	ATDDDDALL	Read:	Bit15	14	13	12	11	10	9	Bit8
\$00A0	ATDDR8H	Write:								
\$00A1	ATDDR8L	Read:	Bit7	6	5	4	3	2	1	Bit0
\$00A1	AIDDROL	Write:								
\$00A2	ATDDR9H	Read:	Bit15	14	13	12	11	10	9	Bit8
φυσΑΖ	ALDDKall	Write:								
\$00A3	ATDDR9L	Read:	Bit7	6	5	4	3	2	1	Bit0
ψυυλυ	AIDDIGE	Write:								
\$00A4	ATDDR10H	Read:	Bit15	14	13	12	11	10	9	Bit8
φοστιτ	AIDDICIOII	Write:								
\$00A5	ATDDR10L	Read:	Bit7	6	5	4	3	2	1	Bit0
φουλίο	, 5511102	Write:								
\$00A6	ATDDR11H	Read:	Bit15	14	13	12	11	10	9	Bit8
φου. ισ		Write:								
\$00A7	ATDDR11L	Read:	Bit7	6	5	4	3	2	1	Bit0
*****		Write:							_	
\$00A8	ATDDR12H	Read:	Bit15	14	13	12	11	10	9	Bit8
*		Write:			_	_				D.I.
\$00A9	ATDDR12L	Read:	Bit7	6	5	4	3	2	1	Bit0
		Write:	D::45	4.4	4.0	4.0	4.4	4.0		D'io
\$00AA	ATDDR13H	Read:	Bit15	14	13	12	11	10	9	Bit8
		Write:	D:47	0	_	4	0	0	4	D:10
\$00AB	ATDDR13L	Read:	Bit7	6	5	4	3	2	1	Bit0
		Write:	Dia	4.4	40	40	4.4	10		D:+0
\$00AC	ATDDR14H	Read:	Bit15	14	13	12	11	10	9	Bit8
		Write:	Bit7	6	5	4	3	2	1	Bit0
\$00AD	ATDDR14L	Read: Write:	DIL/	0	5	4	3		I	DILU
		Read:	Bit15	14	13	12	11	10	9	Bit8
\$00aE	ATDDR15H	Write:	טווט	14	13	12	11	10	9	DILO
		Read:	Bit7	6	5	4	3	2	1	Bit0
\$00AF	ATDDR15L	Write:	DILI	U	J	4	3		I	Bilo
		vviile.								

\$00B0 - \$00BF

Reserved

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$00B0 -	Reserved	Read:	0	0	0	0	0	0	0	0
\$00BF	Reserved	Write:								

\$00C0 - \$00C7

IIC (Inter IC Bus)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$00C0	IBAD	Read: Write:	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	0
\$00E1	IBFD	Read: Write:	IBC7	IBC6	IBC5	IBC4	IBC3	IBC2	IBC1	IBC0

\$00C0 - \$00C7

IIC (Inter IC Bus)

Address	Name
\$00C2	IBCR
\$00C3	IBSR
\$00C4	IBDR
\$00C5	Reserved
\$00C6	Reserved
\$00C7	Reserved

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	IBEN	IBIE	MS/SL	TX/RX	TXAK	0	0	IBSWAI
Write:	IDEN	IDIE	IVI3/3L	I A/KA	IAAN	RSTA		IDOVVAI
Read:	TCF	IAAS	IBB	IBAL	0	SRW	IBIF	RXAK
Write:				IDAL			IDIF	
Read:	D7	D6	D5	D4	D3	D2	D1	D 0
Write:	וט	D0	כם	D4	כם	DZ	וט	טם
Read:	0	0	0	0	0	0	0	0
Write:								
Read:	0	0	0	0	0	0	0	0
Write:								
Read:	0	0	0	0	0	0	0	0
Write:								

\$00C8 - \$00CF

SCI0 (Asynchronous Serial Interface)

Address	Name
\$00C8	SCI0BDH
\$00C9	SCI0BDL
\$00CA	SCI0CR1
\$00CB	SCI0CR2
\$00CC	SCI0SR1
\$00CD	SCI0SR2
\$00CE	SCI0DRH
\$00CF	SCI0DRL

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	SDD12	QDD11	SBD10	SBB0	SBR8
			SBK12	SBKII	SBK10	SDICS	SDRO
SBR7	SBR6	SBR5	SBRA	SBR3	SBR2	SBR1	SBR0
ODIC!	ODINO	ODINO	ODIA	סופס	ODINZ	ODICI	ODICO
LOOPS	SCISWAI	RSRC	М	\Λ/ΔKΕ	ПΤ	ΡF	PT
	GOIGWAI	RORO	IVI	VVAIL	ILI	1 L	1 1
TIE	TOF	RIE	IIIE	TE	RE	₽WH	SBK
	TOIL	IXIL		_	1/2	11000	ODIC
TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
0	0	0	0	0	DDI/12	TVDID	RAF
					DKKIS	IVDIK	
R8	то	0	0	0	0	0	0
	10						
R7	R6	R5	R4	R3	R2	R1	R0
T7	T6	T5	T4	T3	T2	T1	T0
	0 SBR7 LOOPS TIE TDRE 0 R8	0 0 SBR7 SBR6 LOOPS SCISWAI TIE TCIE TDRE TC 0 0 R8 T8 R7 R6	0 0 0 SBR7 SBR6 SBR5 LOOPS SCISWAI RSRC TIE TCIE RIE TDRE TC RDRF 0 0 0 R8 T8 0 R7 R6 R5	0 0 0 SBR12 SBR7 SBR6 SBR5 SBR4 LOOPS SCISWAI RSRC M TIE TCIE RIE ILIE TDRE TC RDRF IDLE 0 0 0 0 R8 T8 0 0 R7 R6 R5 R4	0 0 0 SBR12 SBR11 SBR7 SBR6 SBR5 SBR4 SBR3 LOOPS SCISWAI RSRC M WAKE TIE TCIE RIE ILIE TE TDRE TC RDRF IDLE OR 0 0 0 0 0 R8 T8 0 0 0 R7 R6 R5 R4 R3	0 0 0 SBR12 SBR11 SBR10 SBR7 SBR6 SBR5 SBR4 SBR3 SBR2 LOOPS SCISWAI RSRC M WAKE ILT TIE TCIE RIE ILIE TE RE TDRE TC RDRF IDLE OR NF 0 0 0 0 BRK13 R8 T8 0 0 0 0 R7 R6 R5 R4 R3 R2	0 0 0 SBR12 SBR11 SBR10 SBR9 SBR7 SBR6 SBR5 SBR4 SBR3 SBR2 SBR1 LOOPS SCISWAI RSRC M WAKE ILT PE TIE TCIE RIE ILIE TE RE RWU TDRE TC RDRF IDLE OR NF FE 0 0 0 0 BRK13 TXDIR R8 T8 0 0 0 0 0 R7 R6 R5 R4 R3 R2 R1

\$00D0 - \$00D7

SCI1 (Asynchronous Serial Interface) only on MC9S12H256

Address	Name
\$00D0	SCI1BDH
\$00D1	SCI1BDL
\$00D2	SCI1CR1
\$00D3	SCI1CR2
\$00D4	SCI1SR1

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	0	0	0	SBR12	SBR11	SBR10	SBR9	SBR8
Write:				SDK12	SDKII	SBK10	SDK9	SDRO
Read: Write:	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0
Read: Write:	LOOPS	SCISWAI	RSRC	М	WAKE	ILT	PE	PT
Read: Write:	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
Read:	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
Write:								

\$00D0 - \$00D7

SCI1 (Asynchronous Serial Interface) only on MC9S12H256

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
\$00D5	SCI1SR2	Read:	0	0	0	0	0	BRK13	TXDIR	RAF	
\$00D3	SCHSKZ	Write:						DIXIO	INDIK		Ī
\$00D6	SCI1DRH	Read:	R8	T8	0	0	0	0	0	0	
ΦΟΟΡΟ	SCHDRH	Write:		10							Ī
\$00D7	SCI1DRL	Read:	R7	R6	R5	R4	R3	R2	R1	R0	
\$00D7	SCHUKL	Write:	T7	T6	T5	T4	T3	T2	T1	T0	

\$00D8 - \$00DF

SPI (Serial Peripheral Interface)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$00D8	SPICR1	Read: Write:	SPIE	SPE	SPTIE	MSTR	CPOL	СРНА	SSOE	LSBFE
\$00D9	SPICR2	Read: Write:	0	0	0	MODFEN	BIDIROE	0	SPISWAI	SPC0
\$00DA	SPIBR	Read: Write:	0	SPPR2	SPPR1	SPPR0	0	SPR2	SPR1	SPR0
\$00DB	SPISR	Read: Write:	SPIF	0	SPTEF	MODF	0	0	0	0
\$00DC	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$00DD	SPIDR	Read: Write:	Bit7	6	5	4	3	2	1	Bit0
\$00DE	Reserved	Read:	0	0	0	0	0	0	0	0
\$00DF	Reserved	Write: Read: Write:	0	0	0	0	0	0	0	0

\$00E0 - \$00FF

PWM (Pulse Width Modulator 8 Bit 6 Channel)

	-								
Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D\\/\\	Read:	0	0	D\\/ME5	D\\/\\IE1	D/V/ME3	D\\/ME2	D\\/\\/\E1	PWME0
I VVIVIL	Write:			1 VVIVILO	1 VVIVIL—	I VVIVILO	I VVIVILZ	I VVIVIL I	I VVIVILO
D///MDOI	Read:	0	0	DDOI 5	DDOI 4	DDOI 3	DDOL 2	DDOI 1	PPOL0
FVVIVIFOL	Write:			FFOLS	FFOL4	FFOLS	FFOL2	FFOLI	FFOLU
DWMCLK	Read:	0	0	DCI VE	DCI K4	DCI Ka	DCI K3	DCI K1	PCLK0
FVVIVICER	Write:			FOLKS	FOLK4	FULKS	F GLN2	FOLKI	FCLRU
DWMDDCI K	Read:	0	DCKB3	DCKB1	DCKBU	0	DCK V 2	DCK A 1	PCKA0
\$00E3 PWMPRCLK	Write:		FUNDZ	FUNDI	FUNDO		FUNAZ	FUNAT	FUNAU
DWMCAE	Read:	0	0	CAEE	CAE4	CAE2	CAES	CAE1	CAE0
PWWCAE	Write:			CAES	CAE4	CAES	CAEZ	CAET	CAEU
DWMCTI	Read:	0	CONAE	CONICO	CONO1	DCMAI	DED7	0	0
PVVIVICTL	Write:		CON45	CONZS	CONUT	FOVVAI	FFRZ		
PWMTST	Read:	0	0	0	0	0	0	0	0
Test Only	Write:								
PWMPRSC	Read:	0	0	0	0	0	0	0	0
Test Only	Write:								
DIA/MACCL A	Read:	Dit 7	6	5	1	2	2	1	Dit O
FVVIVISCLA	Write:	DIL /	б	5	4	ა		I	Bit 0
	Test Only PWMPRSC	PWME Read: Write: PWMPOL Read: Write: PWMCLK Read: Write: PWMPRCLK Read: Write: PWMCAE Read: Write: PWMCTL Read: Write: PWMTST Read: Test Only Write: PWMPRSC Read: Test Only Write: PWMSCI A	PWME Read: 0 Write: PWMPOL Read: 0 Write: PWMCLK Read: 0 Write: PWMPRCLK Read: 0 Write: PWMCAE Read: 0 Write: PWMCTL Read: 0 Write: PWMCTL Read: 0 Test Only Write: PWMPRSC Read: 0 Test Only Write: PWMSCI A Read: Bit 7	PWME Read: 0 0 Write: Read: 0 0 PWMPOL Read: 0 0 PWMCLK Read: 0 0 PWMPRCLK Read: 0 PCKB2 PWMCAE Read: 0 0 PWMCTL Read: 0 0 PWMTST Read: 0 0 Test Only Write: PWMPRSC Read: 0 0 PWMSCI A Read: Bit 7 6	PWME Read: Write: Read: 0 Write: PWMPOL Read: 0 O PPOL5 PWMPOL Read: 0 O PCLK5 PWMCLK Read: 0 PCKB2 PCKB1 PWMPRCLK Read: 0 PCKB2 PCKB1 PWMCAE Read: 0 O CAE5 PWMCTL PWMCTL Read: 0 CON45 CON23 PWMTST Read: 0 O O O O Test Only Write: PWMPRSC Read: 0 O O O Test Only Write: PWMSCI A Read: Bit 7 6 5	PWME Read: Write: Read: 0 0 0 PPOL5 PWME4 PWMPOL Write: PWMCLK Read: 0 0 PCLK5 PPOL4 PWMCLK Write: PWMPRCLK Read: 0 PCKB2 PCKB1 PCKB0 PWMCAE PWMCAE Read: Write: PWMCTL Read: 0 CON45 O CON45 CON23 CON01 PWMTST Read: 0 0 0 0 0 0 O 0 0 0 0 O 0 0 0 O 0 0 0 O 0 0 0 PWMPRSC Read: Test Only Write: PWMSCI A Read: Read: Bit 7 6 5 4 Fit 7 6 5 4 Fit 7 6 5 4	PWME Read: Write: Read: 0 0 0 PPOL5 PWME4 PWME3 PWMPOL Write: PWMCLK Read: 0 0 PPOL5 PPOL4 PPOL3 PPOL4 PPOL3 PWMCLK Write: PWMPRCLK Read: 0 PCKB2 PCKB1 PCKB0 PCKB0 O PWMCAE Write: PWMCAE PWMCTL Read: Write: PWMCTL Write: PWMTST Read: 0 O O O O O O O O Test Only Write: PWMPRSC Read: 0 O O O O O O O O O O O O O O O O O O	PWME Read: Write: Write: Read: 0 0 0 PPOL5 PWME4 PWME3 PWME2 PWMPOL Write: PWMCLK Read: 0 0 PCLK5 PPOL4 PPOL3 PPOL2 PWMCLK Write: PWMPRCLK Read: 0 PCKB2 PCKB1 PCKB0 OPCKB2 PWMCAE PWMCAE Read: 0 OPCKB2 PCKB1 PCKB0 PCKB2 PCKB2 PWMCTL PWMCTL Write: PWMTST Read: 0 OPCKB2 CON45 CON23 CON01 PSWAI PFRZ PWMPRSC Read: 1 OPCKB2 OPCKB2 OPCKB2 OPCKB2 CON01 PSWAI PFRZ PWMTST Read: 0 OPCKB2 OPCKB2 OPCKB2 CON01 PSWAI PFRZ PWMPRSC Read: 0 OPCKB2 OPCKB2 OPCKB2 OPCKB2 CON01 PSWAI PFRZ PWMPRSC Read: 0 OPCKB2 OPCKB2 </td <td>PWME Read: Write: Write: Read: 0 0 0 PWME5 PWME4 PWME3 PWME2 PWME1 PWMPOL Write: PWMCLK Read: 0 0 0 PPOL5 PPOL4 PPOL3 PPOL2 PPOL1 PWMCLK Write: PWMPRCLK Read: 0 0 PCKB2 PCKB1 PCKB0 0 PCKA2 PCKA1 PWMCAE Write: PWMCAE Read: 0 0 CAE5 CAE4 CAE3 CAE2 CAE1 PWMCTL Write: PWMTST Read: 0 0 0 0 0 0 0 0 0 0 PWMPRSC Read: Test Only Write: PWMSCI A Read: Bit 7 6 5 4 3 2 1</td>	PWME Read: Write: Write: Read: 0 0 0 PWME5 PWME4 PWME3 PWME2 PWME1 PWMPOL Write: PWMCLK Read: 0 0 0 PPOL5 PPOL4 PPOL3 PPOL2 PPOL1 PWMCLK Write: PWMPRCLK Read: 0 0 PCKB2 PCKB1 PCKB0 0 PCKA2 PCKA1 PWMCAE Write: PWMCAE Read: 0 0 CAE5 CAE4 CAE3 CAE2 CAE1 PWMCTL Write: PWMTST Read: 0 0 0 0 0 0 0 0 0 0 PWMPRSC Read: Test Only Write: PWMSCI A Read: Bit 7 6 5 4 3 2 1

\$00E0 - \$00FF

PWM (Pulse Width Modulator 8 Bit 6 Channel)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$00E9	PWMSCLB	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00EA	PWMSCNTA	Read:	0	0	0	0	0	0	0	0
Ψ00LA	Test Only	Write:								
\$00EB	PWMSCNTB	Read:	0	0	0	0	0	0	0	0
400 22	Test Only	Write:		_	_		_	_		
\$00EC	PWMCNT0	Read:	Bit 7	6	5	4	3	2	1	Bit 0
·		Write:	0	0	0	0	0	0	0	0
\$00ED	PWMCNT1	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:	0 Dit 7	0	0 5	0 4	3	2	0	0 Bit 0
\$00EE	PWMCNT2	Read: Write:	Bit 7 0	6	0	0	0	0	0	0
		Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$00EF	PWMCNT3	Write:	0	0	0	0	0	0	0	0
		Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$00F0	PWMCNT4	Write:	0	0	0	0	0	0	0	0
		Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$00F1	PWMCNT5	Write:	0	0	0	0	0	0	0	0
40050	DIAMADED 6	Read:			_		_			
\$00F2	PWMPER0	Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00F3	PWMPER1	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00F4	PWMPER2	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00F5	PWMPER3	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00F6	PWMPER4	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00F7	PWMPER5	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00F8	PWMDTY0	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00F9	PWMDTY1	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00FA	PWMDTY2	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00FB	PWMDTY3	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00FC	PWMDTY4	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00FD	PWMDTY5	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00FE	PWMSDN	Read: Write:	PWMIF	PWMIE	PWMRSTRT	PWMLVL	0	PWM5IN	PWM5INL	PWM5ENA
¢ooee	Doggwood	Read:	0	0	0	0	0	0	0	0
\$00FF	Reserved	Write:								

\$0100 - \$010F

Flash Control Register (fts256k)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0100	FCLKDIV	Read: Write:	FDIVLD	PRDIV8	FDIV5	FDIV4	FDIV3	FDIV2	FDIV1	FDIV0
\$0101	FSEC	Read:	KEYEN	NV6	NV5	NV4	NV3	NV2	SEC1	SEC0
φυτυτ	FSEC	Write:								
\$0102	Reserved	Read: Write:	0	0	0	WRALL	0	0	0	0
\$0103	FCNFG	Read:	CBEIE	CCIE	KEYACC	0	0	0	BKSEL1	BKSEL0
ψ0103	I CIVI G	Write:	CDLIL	COIL	KLIACC				DNOLLI	DNOLLO
\$0104	FPROT	Read: Write:	FPOPEN	NV6	FPHDIS	FPHS1	FPHS0	FPLDIS	FPLS1	FPLS0
\$0105	FSTAT	Read:	CBEIF	CCIF	PVIOL	ACCERR	0	BLANK	0	0
φυτου	TOTAL	Write:			1 VIOL			DEAININ		
\$0106	FCMD	Read:	0	CMDB6	CMDB5	0	0	CMDB2	0	CMDB0
	December 1	Write:	0	0	0	0	0	0	0	0
\$0107	Reserved for Factory Test	Read: Write:	U	U	U	0	U	U	U	U
	·	Read:	0							
\$0108	FADDRHI	Write:		Bit 14	13	12	11	10	9	Bit 8
\$0109	FADDRLO	Read:	Bit 7	6	5	4	3	2	1	Bit 0
φοτου	TABBILLO	Write:	Dit 7			'			'	Dit 0
\$010A	FDATAHI	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$010B	FDATALO	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$010C -	Reserved	Read:	0	0	0	0	0	0	0	0
\$010F	reserveu	Write:								

\$0110 - \$011B

EEPROM Control Register (eets4k)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0110	ECLKDIV	Read: Write:	EDIVLD	PRDIV8	EDIV5	EDIV4	EDIV3	EDIV2	EDIV1	EDIV0
\$0111	Reserved	Read:	0	0	0	0	0	0	0	0
φυτιτ	Reserved	Write:								
\$0112	Reserved for	Read:	0	0	0	0	0	0	0	0
φυτιΖ	Factory Test	Write:								
\$0113	ECNFG	Read:	CBEIE	CCIE	0	0	0	0	0	0
φυτισ	ECINFO	Write:	CBEIL	CCIE						
\$0114	EPROT	Read: Write:	EPOPEN	NV6	NV5	NV4	EPDIS	EP2	EP1	EP0
\$0115	ESTAT	Read:	CBEIF	CCIF	PVIOL	ACCERR	0	BLANK	0	0
φυτισ	ESTAI	Write:	CBEIF		FVIOL	ACCERN		DLAINK		
\$0116	ECMD	Read:	0	CMDB6	CMDB5	0	0	CMDB2	0	CMDB0
φυτιο	ECIVID	Write:		CIVIDBO	CIVIDES			CIVIDB2		CIVIDBO
\$0117	Reserved for	Read:	0	0	0	0	0	0	0	0
φυτιτ	Factory Test	Write:								
¢0110	EADDRHI	Read:	0	0	0	0	0	10	0	Di+ 0
\$0118	EADDKUI	Write:						10	9	Bit 8

\$0110 - \$011B EEPROM Control Register (eets4k)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0119	EADDRLO	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$011A	EDATAHI	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$011B	EDATALO	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$011C - \$011F

Reserved for RAM Control Register

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$011C -	Reserved	Read:	0	0	0	0	0	0	0	0
\$011F	Reserved	Write:								

\$0120 - \$0137

LCD (Liquid Crystal Display 32 frontplanes, 4 backplanes)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0120	LCDCR0	Read: Write:	LCDEN	0	LCLK2	LCLK1	LCLK0	BIAS	DUTY1	DUTY0
\$0121	LCDCR1	Read:	0	0	0	0	0	0	LCDSWAI	LCDRPSTP
Ψ0121	2000111	Write:							20201111	
\$0122	FPENR0	Read: Write:	FPEN7	FPEN6	FPEN5	FPEN4	FPEN3	FPEN2	FPEN1	FPEN0
\$0123	FPENR1	Read: Write:	FPEN15	FPEN14	FPEN13	FPEN12	FPEN11	FPEN10	FPEN9	FPEN8
\$0124	FPENR2	Read: Write:	FPEN23	FPEN22	FPEN21	FPEN20	FPEN19	FPEN18	FPEN17	FPEN16
\$0125	FPENR3	Read: Write:	FPEN31	FPEN30	FPEN29	FPEN28	FPEN27	FPEN26	FPEN25	FPEN24
\$0126	Reserved	Read:	0	0	0	0	0	0	0	0
ψ0120	Reserved	Write:								
\$0127	Reserved	Read:	0	0	0	0	0	0	0	0
\$0128	LCDRAM0	Write: Read: Write:	FP1BP3	FP1BP2	FP1BP1	FP1BP0	FP0BP3	FP0BP2	FP0BP1	FP0BP0
\$0129	LCDRAM1	Read: Write:	FP3BP3	FP3BP2	FP3BP1	FP3BP0	FP2BP3	FP2BP2	FP2BP1	FP2BP0
\$012A	LCDRAM2	Read: Write:	FP5BP3	FP5BP2	FP5BP1	FP5BP0	FP4BP3	FP4BP2	FP4BP1	FP4BP0
\$012B	LCDRAM3	Read: Write:	FP7BP3	FP7BP2	FP7BP1	FP7BP0	FP6BP3	FP6BP2	FP6BP1	FP6BP0
\$012C	LCDRAM4	Read: Write:	FP9BP3	FP9BP2	FP9BP1	FP9BP0	FP8BP3	FP8BP2	FP8BP1	FP8BP0
\$012D	LCDRAM5	Read: Write:	FP11BP3	FP11BP2	FP11BP1	FP11BP0	FP10BP3	FP10BP2	FP10BP1	FP10BP0
\$012E	LCDRAM6	Read: Write:	FP13BP3	FP13BP2	FP13BP1	FP13BP0	FP12BP3	FP12BP2	FP12BP1	FP12BP0
\$012F	LCDRAM7	Read: Write:	FP15BP3	FP15BP2	FP15BP1	FP15BP0	FP14BP3	FP14BP2	FP14BP1	FP14BP0

\$0120 - \$0137

LCD (Liquid Crystal Display 32 frontplanes, 4 backplanes)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0130	LCDRAM8	Read: Write: FP17B	P3 FP17BP2	FP17BP1	FP17BP0	FP16BP3	FP16BP2	FP16BP1	FP16BP0
\$0131	LCDRAM9	Read: Write: FP19B	P3 FP19BP2	FP19BP1	FP19BP0	FP18BP3	FP18BP2	FP18BP1	FP18BP0
\$0132	LCDRAM10	Read: Write: FP21B	P3 FP21BP2	FP21BP1	FP21BP0	FP20BP3	FP20BP2	FP20BP1	FP20BP0
\$0133	LCDRAM11	Read: Write: FP23B	P3 FP23BP2	FP23BP1	FP23BP0	FP22BP3	FP22BP2	FP22BP1	FP22BP0
\$0134	LCDRAM12	Read: Write: FP25B	P3 FP25BP2	FP25BP1	FP25BP0	FP24BP3	FP24BP2	FP24BP1	FP24BP0
\$0135	LCDRAM13	Read: Write: FP27B	P3 FP27BP2	FP27BP1	FP27BP0	FP26BP3	FP26BP2	FP26BP1	FP26BP0
\$0136	LCDRAM14	Read: Write: FP29B	P3 FP29BP2	FP29BP1	FP29BP0	FP28BP3	FP28BP2	FP28BP1	FP28BP0
\$0137	LCDRAM15	Read: Write: FP31B	P3 FP31BP2	FP31BP1	FP31BP0	FP30BP3	FP30BP2	FP30BP1	FP30BP0

\$0140 - \$017F

CAN0 (Freescale Scalable CAN - MSCAN)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0140	CAN0CTL0	Read: Write:	RXFRM	RXACT	CSWAI	SYNCH	TIME	WUPE	SLPRQ	INITRQ
\$0141	CAN0CTL1	Read: Write:	CANE	CLKSRC	LOOPB	LISTEN	0	WUPM	SLPAK	INITAK
\$0142	CAN0BTR0	Read: Write:	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
\$0143	CAN0BTR1	Read: Write:	SAMP	TSEG22	TSEG21	TSEG20	TSEG13	TSEG12	TSEG11	TSEG10
\$0144	CAN0RFLG	Read: Write:	WUPIF	CSCIF	RSTAT1	RSTAT0	TSTAT1	TSTAT0	OVRIF	RXF
\$0145	CAN0RIER	Read: Write:	WUPIE	CSCIE	RSTATE1	RSTATE0	TSTATE1	TSTATE0	OVRIE	RXFIE
\$0146	CAN0TFLG	Read: Write:	0	0	0	0	0	TXE2	TXE1	TXE0
\$0147	CAN0TIER	Read: Write:	0	0	0	0	0	TXEIE2	TXEIE1	TXEIE0
\$0148	CAN0TARQ	Read: Write:	0	0	0	0	0	ABTRQ2	ABTRQ1	ABTRQ0
DOL 10	0.481074.414	Read:	0	0	0	0	0	ABTAK2	ABTAK1	ABTAK0
\$0149	CAN0TAAK	Write:								
\$014A	CAN0TBSEL	Read: Write:	0	0	0	0	0	TX2	TX1	TX0
\$014B	CANOIDAC	Read: Write:	0	0	IDAM1	IDAM0	0	IDHIT2	IDHIT1	IDHIT0
\$014C	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$014D	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$014E	CAN0RXERR	Read: Write:	RXERR7	RXERR6	RXERR5	RXERR4	RXERR3	RXERR2	RXERR1	RXERR0

\$0140 - \$017F CAN0 (Freescale Scalable CAN - MSCAN)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Addiess	INAITIC		DIL 1		טונ ט			DILZ	וווט	Dit 0
\$014F	CAN0TXERR	Read:	TXERR7	TXERR6	TXERR5	TXERR4	TXERR3	TXERR2	TXERR1	TXERR0
φ014Γ	CANUTALKK	Write:								
\$0150 -	CANOIDAR0 -	Read:	^~~	200	٧٥٢	۸ (۸	2	2	۸ (۱	400
\$0153	CAN0IDAR3	Write:	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
\$0154 -	CANOIDMR0 -	Read:	AM7	AMG	∧ N 4 E	Δ N A A	A N 10	A N 4 O	A N // 4	A N 4 O
\$0157	CAN0IDMR3	Write:	AIVI7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
\$0158 -	CANOIDAR4 -	Read:	۸.07	۸.00	۸۵۲	۸.	۸ ((۸ ((۸.04	400
\$015B	CAN0IDAR7	Write:	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
\$015C -	CANOIDMR4 -	Read:	A N 4 7	A N 4 C	A N 4 C	A B 4 4	A N 4 O	A N 4 O	A N 4 4	A N 4 O
\$015F	CAN0IDMR7	Write:	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
\$0160 -	OANIODYFO	Read:		FOF	REGROUN	D RECEIV	E BUFFER	see Table	1-3	
\$016F	CAN0RXFG	Write:								
\$0170 -	CANOTYFO	Read:		F0D	FOROLINI	TDANON	IT DUELL	T -1-1-	- 4.0	
\$017F	CANUTXFG	Write:		FOR	EGROUNL	TRANSM	II ROFFE	see lable	e 1-3	
•	CAN0TXFG			FOR	EGROUND	TRANSM	IT BUFFER	R see Table	e 1-3	

Table 1-3 Detailed MSCAN Foreground Receive and Transmit Buffer Layout

Address	Name	1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
71001000	Extended ID	Read:	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
\$0160	Standard ID	Read:	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3
*	CAN0RIDR0	Write:								
	Extended ID	Read:	ID20	ID19	ID18	SRR=1	IDE=1	ID17	ID16	ID15
\$0161	Standard ID	Read:	ID2	ID1	ID0	RTR	IDE=0			
	CAN0RIDR1	Write:								
	Extended ID	Read:	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
\$0162	Standard ID	Read:								
	CAN0RIDR2	Write:								
	Extended ID	Read:	ID6	ID5	ID4	ID3	ID2	ID1	ID0	RTR
\$0163	Standard ID	Read:								
	CAN0RIDR3	Write:								
\$0164-	CANORDSR0 -	- 1	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
\$016B	CAN0RDSR7	Write:								
\$016C	CAN0RDLR	Read:					DLC3	DLC2	DLC1	DLC0
·		Write:								
\$016D	Reserved	Read: Write:								
^		Read:	TSR15	TSR14	TSR13	TSR12	TSR11	TSR10	TSR9	TSR8
\$016E	CAN0RTSRH	Write:								
Ф04CE	CANODICDI	Read:	TSR7	TSR6	TSR5	TSR4	TSR3	TSR2	TSR1	TSR0
\$016F	CAN0RTSRL	Write:								
CO470	Extended ID CAN0TIDR0	Read: Write:	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
\$0170	Standard ID	Read: Write:	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3
¢0171	Extended ID CAN0TIDR1	Read: Write:	ID20	ID19	ID18	SRR=1	IDE=1	ID17	ID16	ID15
\$0171	Standard ID	Read: Write:	ID2	ID1	ID0	RTR	IDE=0			

Table 1-3 Detailed MSCAN Foreground Receive and Transmit Buffer Layout

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0172	Extended ID CAN0TIDR2	Read: Write:	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
Φ0172	Standard ID	Read: Write:								
\$0173	Extended ID CAN0TIDR3	Read: Write:	ID6	ID5	ID4	ID3	ID2	ID1	ID0	RTR
ψοττο	Standard ID	Read: Write:								
\$0174- \$017B	CANOTDSR0 - CANOTDSR7	Read: Write:	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
\$017C	CAN0TDLR	Read: Write:					DLC3	DLC2	DLC1	DLC0
\$017D	CON0TTBPR	Read: Write:	PRIO7	PRIO6	PRIO5	PRIO4	PRIO3	PRIO2	PRIO1	PRIO0
\$017E	CAN0TTSRH	Read:	TSR15	TSR14	TSR13	TSR12	TSR11	TSR10	TSR9	TSR8
•		Write:	TSR7	TSR6	TSR5	TSR4	TSR3	TSR2	TSR1	TSR0
\$017F	CAN0TTSRL	Read: Write:	ISRI	ISRO	ISKS	13K4	ISRS	ISRZ	ISKI	ISRU

\$0180 - \$01BF CAN1 (Freescale Scalable CAN - MSCAN)

		ı	5:: =	D:: 0	5:: 5	D: 4	D': 0	D'' O	D : 4	Di o
Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0180	CAN1CTL0	Read: Write:	RXFRM	RXACT	CSWAI	SYNCH	TIME	WUPE	SLPRQ	INITRQ
\$0181	CAN1CTL1	Read:	CANE	CLKSRC	LOOPB	LISTEN	0	WUPM	SLPAK	INITAK
φυισι	CANTOTET	Write:	CAINE	CLNSKC	LOOPB	LISTEIN		WOFW		
\$0182	CAN1BTR0	Read: Write:	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
\$0183	CAN1BTR1	Read: Write:	SAMP	TSEG22	TSEG21	TSEG20	TSEG13	TSEG12	TSEG11	TSEG10
\$0184	CAN1RFLG	Read:	WUPIF	CSCIF	RSTAT1	RSTAT0	TSTAT1	TSTAT0	OVRIF	RXF
Ψ010-	OANTIN LO	Write:	VVOI II	00011					OVICII	IXXI
\$0185	CAN1RIER	Read: Write:	WUPIE	CSCIE	RSTATE1	RSTATE0	TSTATE1	TSTATE0	OVRIE	RXFIE
\$0186	CAN1TFLG	Read:	0	0	0	0	0	TXE2	TXE1	TXE0
φ0100	CANTIFLG	Write:						IALZ	IXEI	IALU
\$0187	CAN1TIER	Read:	0	0	0	0	0	TXEIE2	TXEIE1	TXEIE0
ψΟ1Ο1	OANTILK	Write:						IXLILZ	IXLILI	IXLILO
\$0188	CAN1TARQ	Read:	0	0	0	0	0	ABTRQ2	ABTRQ1	ABTRQ0
φυτου	0/11/1/11/0	Write:								
\$0189	CAN1TAAK	Read:	0	0	0	0	0	ABTAK2	ABTAK1	ABTAK0
******		Write:								
\$018A	CAN1TBSEL	Read:	0	0	0	0	0	TX2	TX1	TX0
		Write:								
\$018B	CAN1IDAC	Read:	0	0	IDAM1	IDAM0	0	IDHIT2	IDHIT1	IDHIT0
·		Write:		0	0			0		
\$018C	Reserved	Read:	0	0	0	0	0	0	0	0
		Write:		0	0	0	0	0	0	0
\$018D	Reserved	Read:	0	0	0	0	0	0	0	0
		Write:								

\$0180 - \$01BF CAN1 (Freescale Scalable CAN - MSCAN)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$018E	CAN1RXERR	Read:	RXERR7	RXERR6	RXERR5	RXERR4	RXERR3	RXERR2	RXERR1	RXERR0
ф∪то⊏	CANTRAERR	Write:								
\$018F	CAN1TXERR	Read:	TXERR7	TXERR6	TXERR5	TXERR4	TXERR3	TXERR2	TXERR1	TXERR0
φυτοι	CANTIALKK	Write:								
\$0190 -	CAN1IDAR0 -	Read:	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
\$0193	CAN1IDAR3	Write:	7	700	703	704	703	702	701	ACU
\$0194 -	CAN1IDMR0 -	Read:	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
\$0197	CAN1IDMR3	Write:	AIVII	Aivio	AIVIO	ΛIVI 1	AIVIO	AIVIZ	AIVII	AIVIO
\$0198 -	CAN1IDAR4 -	Read:	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
\$019B	CAN1IDAR7	Write:	701	700	700	704	700	702	ΛΟ1	700
\$019C -	CAN1IDMR4 -	Read:	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
\$019F	CAN1IDMR7	Write:	AIVII	Aivio	AIVIO	/\lvi-t	AIVIO	AIVIZ	AIVII	Aivio
\$01A0 -	CAN1RXFG	Read:		FOF	REGROUN	D RECEIV	E BUFFER	see Table	1-3	
\$01AF	CANTIXALG	Write:								
\$01B0 -	CAN1TXFG	Read:		FOR	EGROLINI	TRANSM	IT BUFFER	S saa Tahl	1-3	
\$01BF	CANTIALG	Write:		1 010	LONOUNL	TINAINOIVI	III DOITEI	V 300 Table	- I-U	

Table 1-4 Detailed MSCAN Foreground Receive and Transmit Buffer Layout

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Extended ID	Read:	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
\$01A0	Standard ID	Read:	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3
	CAN1RIDR0	Write:								
	Extended ID	Read:	ID20	ID19	ID18	SRR=1	IDE=1	ID17	ID16	ID15
\$01A1	Standard ID	Read:	ID2	ID1	ID0	RTR	IDE=0			
	CAN1RIDR1	Write:								
	Extended ID	Read:	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
\$01A2	Standard ID	Read:								
	CAN1RIDR2	Write:								
	Extended ID	Read:	ID6	ID5	ID4	ID3	ID2	ID1	ID0	RTR
\$01A3	Standard ID	Read:								
	CAN1RIDR3	Write:								
\$01A4-	CAN1RDSR0 -	Read:	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
\$01AB	CAN1RDSR7	Write:								
\$01AC	CAN1RDLR	Read:					DLC3	DLC2	DLC1	DLC0
φυIAC	CANTADER	Write:								
\$01AD	Reserved	Read:								
φυΙΑΒ	Reserved	Write:								
\$01AE	CAN1RTSRH	Read:	TSR15	TSR14	TSR13	TSR12	TSR11	TSR10	TSR9	TSR8
φUIAL	CANTATORIT	Write:								
\$01AF	CAN1RTSRL	Read:	TSR7	TSR6	TSR5	TSR4	TSR3	TSR2	TSR1	TSR0
ψυιλι	CANTINIONE	Write:								
	Extended ID	Read:	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
\$01B0	CAN1TIDR0	Write:	IDZO	IDZI	IDZU	IDZJ	IDZ4	IDZJ	IDZZ	IDZI
ψυιυυ	Standard ID	Read:	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3
		Write:	טוטו	נטו	100	וטו	טטו	100	דטו	100

Table 1-4 Detailed MSCAN Foreground Receive and Transmit Buffer Layout

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$01B1	Extended ID CAN1TIDR1	Read: Write:	ID20	ID19	ID18	SRR=1	IDE=1	ID17	ID16	ID15
φοισι	Standard ID	Read: Write:	ID2	ID1	ID0	RTR	IDE=0			
\$01B2	Extended ID CAN1TIDR2	Read: Write:	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
ψ01Β2	Standard ID	Read: Write:								
\$01B3	Extended ID CAN1TIDR3	Read: Write:	ID6	ID5	ID4	ID3	ID2	ID1	ID0	RTR
φ01Β3	Standard ID	Read: Write:								
\$01B4- \$01BB	CAN1TDSR0 - CAN1TDSR7	Read: Write:	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
\$01BC	CAN1TDLR	Read: Write:					DLC3	DLC2	DLC1	DLC0
\$01BD	CON1TTBPR	Read: Write:	PRIO7	PRIO6	PRIO5	PRIO4	PRIO3	PRIO2	PRIO1	PRIO0
\$01BE	CAN1TTSRH	Read:	TSR15	TSR14	TSR13	TSR12	TSR11	TSR10	TSR9	TSR8
·		Write:	TCD7	TCDC	TODE	TCD4	TCD2	TCD2	TCD4	TCDO
\$01BF	CAN1TTSRL	Read: Write:	TSR7	TSR6	TSR5	TSR4	TSR3	TSR2	TSR1	TSR0

\$01C0 - \$01FF MC (Motor Controller 10bit 12 channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$01C0	MCCTL0	Read:	0	MCPRE1	MCPRE0	MCSWAI	FAST	DITH	0	MCTOIF
φυτου	WICCTLO	Write:		INICIALI	IVICI IXLU	IVICOVAI	1701	וווט		
¢04C4	MCCTL1	Read:	RECIRC	0	0	0	0	0	0	MOTOLE
\$01C1	MICCILI	Write:	KECIKC							MCTOIE
#0400	MODED (bi)	Read:	0	0	0	0	0	D40	DO	DO
\$01C2	MCPER (hi)	Write:						P10	P9	P8
¢0402	MCDED (Ia)	Read:	P7	De	D.F.	P4	DΩ	DO	P1	DO.
\$01C3	MCPER (lo)	Write:	Ρ/	P6	P5	P4	P3	P2	PI	P0
¢04.C4	Deserved	Read:	0	0	0	0	0	0	0	0
\$01C4	Reserved	Write:								
\$01C5	Reserved	Read:	0	0	0	0	0	0	0	0
φ01C3	Reserved	Write:								
\$01C6	Decembed	Read:	0	0	0	0	0	0	0	0
\$01C6	Reserved	Write:								
CO4C7	Decembed	Read:	0	0	0	0	0	0	0	0
\$01C7	Reserved	Write:								
#04.00	Decembed	Read:	0	0	0	0	0	0	0	0
\$01C8	Reserved	Write:								
#04.00	Dagamuad	Read:	0	0	0	0	0	0	0	0
\$01C9	Reserved	Write:								
00404	Б	Read:	0	0	0	0	0	0	0	0
\$01CA	Reserved	Write:								
#04.0 D	D '	Read:	0	0	0	0	0	0	0	0
\$01CB	Reserved	Write:								

\$01C0 - \$01FF

MC (Motor Controller 10bit 12 channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$01CC	Reserved	Read:	0	0	0	0	0	0	0	0
		Write: Read:	0	0	0	0	0	0	0	0
\$01CD	Reserved	Write:	U	0	U	U	U	0	0	0
Ф04 <i>С</i> Е	Dagamyad	Read:	0	0	0	0	0	0	0	0
\$01CE	Reserved	Write:								
\$01CF	Reserved	Read:	0	0	0	0	0	0	0	0
*		Write:					0	0		
\$01D0	MCCC0	Read: Write:	OM1	OM0	AM1	AM0	0	0	CD1	CD0
		Read:					0	0		
\$01D1	MCCC1	Write:	OM1	OM0	AM1	AM0			CD1	CD0
\$01D2	MCCC2	Read:	OM1	OM0	AM1	AM0	0	0	CD1	CD0
ΨΟΤΟΖ	WICCCZ	Write:	OIVII	Olvio	Alvii	Aivio			CD1	CDU
\$01D3	MCCC3	Read:	OM1	OM0	AM1	AM0	0	0	CD1	CD0
		Write: Read:					0	0		
\$01D4	MCCC4	Write:	OM1	OM0	AM1	AM0	U	0	CD1	CD0
.		Read:					0	0		
\$01D5	MCCC5	Write:	OM1	OM0	AM1	AM0	-	-	CD1	CD0
\$01D6	MCCC6	Read:	OM1	OM0	AM1	AMO	0	0	CD1	CD0
φυτρο	MCCCO	Write:	OIVII	Olvio	AIVII	AIVIU			CDT	CDU
\$01D7	MCCC7	Read:	OM1	OM0	AM1	AM0	0	0	CD1	CD0
****		Write:					0	0		
\$01D8	MCCC8	Read: Write:	OM1	OM0	AM1	AM0	0	0	CD1	CD0
		Read:					0	0		
\$01D9	MCCC9	Write:	OM1	OM0	AM1	AM0		Ü	CD1	CD0
CO4D	MCCC40	Read:	0144	0140	A B 4 4	A N 4 O	0	0	CD4	CDO
\$01DA	MCCC10	Write:	OM1	OM0	AM1	AM0			CD1	CD0
\$01DB	MCCC11	Read:	OM1	OM0	AM1	AM0	0	0	CD1	CD0
Ψ0.22		Write:								
\$01DC	Reserved	Read: Write:	0	0	0	0	0	0	0	0
		Read:	0	0	0	0	0	0	0	0
\$01DD	Reserved	Write:						Ü		
Ф04DE	Reserved	Read:	0	0	0	0	0	0	0	0
\$01DE	Reserved	Write:								
\$01DF	Reserved	Read:	0	0	0	0	0	0	0	0
*****		Write:			0		0			
\$01E0	MCDC0 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
		Read:								
\$01E1	MCDC0 (lo)	Write:	D7	D6	D5	D4	D3	D2	D1	D0
ФО4 Г О	MCDC4 (bi)	Read:		S	S	S	S	D40	D0	D0
\$01E2	MCDC1 (hi)	Write:	S					D10	D9	D8
\$01E3	MCDC1 (lo)	Read:	D7	D6	D5	D4	D3	D2	D1	D0
+ - · - 0		Write:								
\$01E4	MCDC2 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
		vviile.								

\$01C0 - \$01FF

MC (Motor Controller 10bit 12 channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$01E5	MCDC2 (lo)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01E6	MCDC3 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
\$01E7	MCDC3 (lo)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01E8	MCDC4 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
\$01E9	MCDC4 (lo)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01EA	MCDC5 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
\$01EB	MCDC5 (lo)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01EC	MCDC6 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
\$01ED	MCDC6 (lo)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01EE	MCDC7 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
\$01EF	MCDC7 (lo)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01F0	MCDC8 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
\$01F1	MCDC8 (Io)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01F2	MCDC9 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
\$01F3	MCDC9 (lo)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01F4	MCDC10 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
\$01F5	MCDC10 (lo)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01F6	MCDC11 (hi)	Read: Write:	S	S	S	S	S	D10	D9	D8
\$01F7	MCDC11 (lo)	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$01F8	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$01F9	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$01FA	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$01FB	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$01FC	Reserved	Read: Write:	0	0	0	0	0	0	0	0

\$01C0 - \$01FF MC (Motor Controller 10bit 12 channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$01FD	Reserved	Read:	0	0	0	0	0	0	0	0
φυτευ	Reserved	Write:								
\$01FE	Reserved	Read:	0	0	0	0	0	0	0	0
ΦUIΓ⊑	Reserved	Write:								
\$01FF	Reserved	Read:	0	0	0	0	0	0	0	0
φυίττ	Reserved	Write:								

\$0200 - \$027F

PIM (Port Integration Module)

Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Read:								
PII	Write:								PTT0
PTIT		PTIT7	PTIT6	PTIT5	PTIT4	PTIT3	PTIT2	PTIT1	PTIT0
DDRT	Write:	DDRT7	DDRT7	DDRT5	DDRT4	DDRT3	DDRT2	DDRT1	DDRT0
RDRT	Read: Write:	RDRT7	RDRT6	RDRT5	RDRT4	RDRT3	RDRT2	RDRT1	RDRT0
PERT	Read: Write:	PERT7	PERT6	PERT5	PERT4	PERT3	PERT2	PERT1	PERT0
PPST	Read: Write:	PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
Reserved	Read:	0	0	0	0	0	0	0	0
110001100		0	0	0	^	•	0	0	0
Reserved		0	0	0	U	0	0	0	0
PTS	Write:	PTS7	PTS6	PTS5	PTS4	PTS3	PTS2	PTS1	PTS0
PTIS	Read:	PTIS7	PTIS6	PTIS5	PTIS4	PTIS3	PTIS2	PTIS1	PTIS0
1 110									
DDRS	Read: Write:	DDRS7	DDRS7	DDRS5	DDRS4	DDRS3	DDRS2	DDRS1	DDRS0
RDRS	Read: Write:	RDRS7	RDRS6	RDRS5	RDRS4	RDRS3	RDRS2	RDRS1	RDRS0
PERS	Read: Write:	PERS7	PERS6	PERS5	PERS4	PERS3	PERS2	PERS1	PERS0
PPSS	Read: Write:	PPSS7	PPSS6	PPSS5	PPSS4	PPSS3	PPSS2	PPSS1	PPSS0
WOMS	Read: Write:	WOMS7	WOMS6	WOMS5	WOMS4	WOMS3	WOMS2	WOMS1	WOMS0
Reserved	Read:	0	0	0	0	0	0	0	0
reserved	Write:								
PTM	Read: Write:	0	0	PTM5	PTM4	PTM3	PTM2	PTM1	PTM0
PTIM	Read:	0	0	PTIM5	PTIM4	PTIM3	PTIM2	PTIM1	PTIM0
DDRM	Read:	0	0	DDRM5	DDRM4	DDRM3	DDRM2	DDRM1	DDRM0
	PTT PTIT DDRT RDRT PERT PPST Reserved PTS PTIS DDRS RDRS RDRS PERS PPSS WOMS Reserved PTM PTIM	PTT Read: Write: Read:	PTT Read: Write: PTIT7 PTIT Read: PTIT7 Write: DDRT Read: DDRT7 Write: RDRT Read: PERT7 PERT Read: PERT7 Write: PPST Read: O Write: CRESERVED Write: DDRS7 PTIS Read: PTIS7 PTIS Read: PTIS7 PTIS Read: PTIS7 Write: DDRS Read: DDRS7 RDRS Read: DDRS7 READ: PERS7 PERS Read: PERS7 Write: PERS7 Write: CRESERVED READ: PERS7 Write: PERS7 Woms Read: O Write: CRESERVED READ: DDRS7 Reserved Read: O Write: CRESERVED READ: O WRITE: CRESERV	PTT Read: Write: Read: PTIT7 PTIT6 PTIT Read: PTIT7 PTIT6 DDRT Read: Write: RDRT7 DDRT7 RDRT Read: Write: RDRT7 RDRT6 PERT Read: Write: Read: PPST7 PERT6 PPST Read: PPST7 PPST6 Reserved Read: O O O O O O O O O O O O O O O O O O O	PTT Read: Write: W	PTT Read: Write: PTTT PTT6 PTT5 PTT4 PTIT Read: Write: PTIT7 PTIT6 PTIT5 PTIT4 DDRT Write: Read: Write: Read: Write: PERT7 DDRT7 DDRT5 DDRT4 PERT Read: Write: PERT7 PERT6 PERT5 PERT4 PPST PPST6 PPST5 PPST4 Reserved Read: O O O O O O O O O O O O O O O O O O O	PTT Read: Write: Write: Read: Write: PERT PTT7 PTT6 PTT5 PTT4 PTT3 DDRT Read: Write: Write: Write: Write: Write: Write: Write: Read: Write: Read: Write: Read: Write: Read: Write: Reserved Write: Reserved Write: Reserved Write: Read: PERT7 PERT6 PERT5 PERT4 PERT3 PPST Read: Write: Reserved Write: Read: PTS PPST7 PPST6 PPST5 PPST4 PPST3 PTS Read: Write: Read: Write: Read: Write: PTS PTS7 PTS6 PTS5 PTS4 PTS3 PTIS Write: PTS7 PTS6 PTS5 PTS4 PTS3 PTIS Write: PTS7 PTS6 PTS5 PTS4 PTS3 PTIS Write: PTS7 PTIS6 PTIS5 PTIS4 PTIS3 PTIS Write: PTS7 PTIS6 PTIS5 PTIS4 PTIS3 PTIS Write: PTS7 PTIS6 PTIS5 PTIS4 PTIS3 PERS Read: Write: PTS7 PDRS7 DDRS5 DDRS4 DDRS3 PPSS Read: PPSS7 PPSS6 PPSS5 PPSS4 PPSS3 WOMS Write: PPSS7 PPSS6 PPSS5 PPSS4	PTT Read: Write: Write: PTTT PTT6 PTT5 PTT4 PTT3 PTT2 PTIT Read: Write: Write: Write: Write: Write: PERT DDRT7 DDRT7 DDRT5 DDRT4 DDRT3 DDRT2 RDRT Read: Write: PERT7 RDRT6 RDRT5 RDRT4 RDRT3 RDRT2 PERT Write: PERT7 PERT6 PERT5 PERT4 PERT3 PERT2 PPST PPST6 PPST5 PPST4 PPST3 PPST2 Reserved Read: O O O O O O O O O O O O O O O O O O O	PTT Read: Write: Read: PTT7 PTT6 PTT5 PTT4 PTT3 PTT2 PTT1 PTIT Read: Write: Write: PDDRT DDRT7 PDRT5 PTIT4 PTIT3 PTIT2 PTIT1 DDRT Write: Write: Write: PERT6 DDRT7 DDRT5 DDRT4 DDRT3 DDRT2 DDRT1 PERT Read: Write: Read: Write: PERT6 PERT5 PERT4 PERT3 PERT2 PERT1 PPST Read: Write: PERT6 PPST5 PPST5 PPST4 PPST3 PPST2 PPST1 Reserved Write: PERT6 PERT5 PPST5 PPST4 PPST3 PPST2 PPST1 PTS Read: Write: PTS7 PTS6 PTS5 PTS4 PTS3 PTS2 PTS1 PTS Read: Write: PTS7 PTS6 PTS5 PTS4 PTS3 PTS2 PTS1 PTS Read: PTS7 PTS6 PTS5 PTS4 PTS3 PTS2 PTS1 PTS Read: Write: PTS7 PTS6 PTS5 PTS4 PTS3

\$0200 - \$027F

PIM (Port Integration Module)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0213	RDRM	Read: Write:	0	0	RDRM5	RDRM4	RDRM3	RDRM2	RDRM1	RDRM0
*	DED.14	Read:	0	0	252145	DED.44	DED140	252140	252144	
\$0214	PERM	Write:			PERM5	PERM4	PERM3	PERM2	PERM1	PERM0
\$0215	PPSM	Read:	0	0	PPSM5	PPSM4	PPSM3	PPSM2	PPSM1	PPSM0
		Write: Read:	0	0						
\$0216	WOMM	Write:	,		WOMM5	WOMM4	WOMM3	WOMM2	WOMM1	WOMM0
\$0217	Reserved	Read:	0	0	0	0	0	0	0	0
·		Write:	0	0						
\$0218	PTP	Write:	0	0	PTP5	PTP4	PTP3	PTP2	PTP1	PTP0
¢0210	PTIP	Read:	0	0	PTIP5	PTIP4	PTIP3	PTIP2	PTIP1	PTIP0
\$0219	PIIP	Write:								
\$021A	DDRP	Read:	0	0	DDRP5	DDRP4	DDRP3	DDRP2	DDRP1	DDRP0
		Write: Read:	0	0						
\$021B	RDRP	Write:	J	0	RDRP5	RDRP4	RDRP3	RDRP2	RDRP1	RDRP0
\$021C	PERP	Read:	0	0	PERP5	PERP4	PERP3	PERP2	PERP1	PERP0
ψυΖΤΟ	I LIN	Write:			I LIKI 5	1 6101 4	I LIKI O	I LIVI Z	1 2101 1	I LIKI O
\$021D	PPSP	Read: Write:	0	0	PPSP5	PPSP4	PPSP3	PPSP2	PPSP1	PPSS0
\$021E	Reserved	Read:	0	0	0	0	0	0	0	0
Φ 021Ε	Reserved	Write:								
		Daadil	_							
\$021F	Reserved	Read:	0	0	0	0	0	0	0	0
\$021F	Reserved	Write:	U	0	U	U	U	U	0	0
\$021F ====================================	Reserved PTH	Write:	PTH7	PTH6	PTH5	PTH4	PTH3	PTH2	PTH1	PTH0
\$0220	PTH	Write:								
		Write: Read: Write: Read: Write:	PTH7	PTH6	PTH5	PTH4	PTH3	PTH2	PTH1	PTH0
\$0220	PTH	Write: Read: Write: Read: Write: Read:	PTH7	PTH6	PTH5	PTH4	PTH3	PTH2	PTH1	PTH0
\$0220 \$0221 \$0222	PTH PTIH DDRH	Write: Read: Write: Read: Write:	PTH7 PTIH7 DDRH7	PTH6 PTIH6 DDRH7	PTH5 PTIH5 DDRH5	PTH4 PTIH4 DDRH4	PTH3 PTIH3 DDRH3	PTH2 PTIH2 DDRH2	PTH1 PTIH1 DDRH1	PTH0 PTIH0 DDRH0
\$0220 \$0221	PTH PTIH	Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write:	PTH7 PTIH7	PTH6 PTIH6	PTH5	PTH4 PTIH4	PTH3 PTIH3	PTH2 PTIH2	PTH1 PTIH1	PTH0 PTIH0
\$0220 \$0221 \$0222	PTH PTIH DDRH	Write: Read: Write: Read: Write: Read: Write: Read: Write: Read:	PTH7 PTIH7 DDRH7	PTH6 PTIH6 DDRH7	PTH5 PTIH5 DDRH5	PTH4 PTIH4 DDRH4	PTH3 PTIH3 DDRH3	PTH2 PTIH2 DDRH2	PTH1 PTIH1 DDRH1	PTH0 PTIH0 DDRH0
\$0220 \$0221 \$0222 \$0223	PTH PTIH DDRH RDRH	Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read:	PTH7 PTIH7 DDRH7 RDRH7	PTH6 PTIH6 DDRH7 RDRH6	PTH5 PTIH5 DDRH5 RDRH5	PTH4 PTIH4 DDRH4 RDRH4	PTH3 PTIH3 DDRH3 RDRH3	PTH2 PTIH2 DDRH2 RDRH2	PTH1 PTIH1 DDRH1 RDRH1	PTH0 PTIH0 DDRH0 RDRH0
\$0220 \$0221 \$0222 \$0223 \$0224	PTH PTIH DDRH RDRH PERH	Write: Read:	PTH7 PTIH7 DDRH7 RDRH7 PERH7	PTH6 PTIH6 DDRH7 RDRH6 PERH6	PTH5 PTIH5 DDRH5 RDRH5 PERH5	PTH4 PTIH4 DDRH4 RDRH4 PERH4	PTH3 PTIH3 DDRH3 RDRH3 PERH3	PTH2 PTIH2 DDRH2 RDRH2 PERH2	PTH1 PTIH1 DDRH1 RDRH1 PERH1	PTH0 PTIH0 DDRH0 RDRH0 PERH0
\$0220 \$0221 \$0222 \$0223 \$0224 \$0225	PTH PTIH DDRH RDRH PERH PPSH	Write: Read:	PTH7 PTIH7 DDRH7 RDRH7 PERH7 PPSH7	PTH6 PTIH6 DDRH7 RDRH6 PERH6 PPSH6	PTH5 PTIH5 DDRH5 RDRH5 PERH5 PPSH5	PTH4 PTIH4 DDRH4 RDRH4 PERH4 PPSH4	PTH3 PTIH3 DDRH3 RDRH3 PERH3 PPSH3	PTH2 PTIH2 DDRH2 RDRH2 PERH2 PPSH2	PTH1 PTIH1 DDRH1 RDRH1 PERH1 PPSH1	PTH0 PTIH0 DDRH0 RDRH0 PERH0 PPSH0
\$0220 \$0221 \$0222 \$0223 \$0224 \$0225 \$0226 \$0227	PTH PTIH DDRH RDRH PERH PPSH PIEH PIFH	Write: Read:	PTH7 PTIH7 DDRH7 RDRH7 PERH7 PPSH7 PIEH7	PTH6 PTIH6 DDRH7 RDRH6 PERH6 PPSH6 PIEH6	PTH5 PTIH5 DDRH5 RDRH5 PERH5 PERH5 PIEH5	PTH4 PTIH4 DDRH4 RDRH4 PERH4 PPSH4 PIEH4 PIFH4	PTH3 PTIH3 DDRH3 RDRH3 PERH3 PERH3 PIFH3	PTH2 PTIH2 DDRH2 RDRH2 PERH2 PERH2 PIFH2	PTH1 PTIH1 DDRH1 RDRH1 PERH1 PERH1 PIFH1	PTH0 PTIH0 DDRH0 RDRH0 PERH0 PIEH0 PIFH0
\$0220 \$0221 \$0222 \$0223 \$0224 \$0225 \$0226	PTH PTIH DDRH RDRH PERH PPSH PIEH	Write: Read:	PTH7 PTIH7 DDRH7 RDRH7 PERH7 PPSH7	PTH6 PTIH6 DDRH7 RDRH6 PERH6 PPSH6 PIEH6	PTH5 PTIH5 DDRH5 RDRH5 PERH5 PERH5 PPSH5	PTH4 PTIH4 DDRH4 RDRH4 PERH4 PERH4 PIEH4	PTH3 PTIH3 DDRH3 RDRH3 PERH3 PERH3 PIEH3	PTH2 PTIH2 DDRH2 RDRH2 PERH2 PERH2 PIEH2	PTH1 PTIH1 DDRH1 RDRH1 PERH1 PERH1 PIEH1	PTH0 PTIH0 DDRH0 RDRH0 PERH0 PERH0 PIEH0
\$0220 \$0221 \$0222 \$0223 \$0224 \$0225 \$0226 \$0227	PTH PTIH DDRH RDRH PERH PPSH PIEH PIFH	Write: Read:	PTH7 PTIH7 DDRH7 RDRH7 PERH7 PPSH7 PIEH7	PTH6 PTIH6 DDRH7 RDRH6 PERH6 PPSH6 PIEH6	PTH5 PTIH5 DDRH5 RDRH5 PERH5 PERH5 PIEH5	PTH4 PTIH4 DDRH4 RDRH4 PERH4 PPSH4 PIEH4 PIFH4	PTH3 PTIH3 DDRH3 RDRH3 PERH3 PERH3 PIFH3	PTH2 PTIH2 DDRH2 RDRH2 PERH2 PERH2 PIFH2	PTH1 PTIH1 DDRH1 RDRH1 PERH1 PERH1 PIFH1	PTH0 PTIH0 DDRH0 RDRH0 PERH0 PIEH0 PIFH0
\$0220 \$0221 \$0222 \$0223 \$0224 \$0225 \$0226 \$0227	PTH PTIH DDRH RDRH PERH PPSH PIEH PIFH	Write: Read:	PTH7 PTIH7 DDRH7 RDRH7 PERH7 PIEH7 O 0	PTH6 PTIH6 DDRH7 RDRH6 PERH6 PPSH6 PIEH6 0 0	PTH5 PTIH5 DDRH5 RDRH5 PERH5 PERH5 PIFH5 0 0	PTH4 PTIH4 DDRH4 RDRH4 PERH4 PPSH4 PIFH4 0 0	PTH3 PTIH3 DDRH3 RDRH3 PERH3 PERH3 PIEH3 PIFH3 PTJ3	PTH2 PTIH2 DDRH2 RDRH2 PERH2 PPSH2 PIEH2 PIFH2 PTJ2	PTH1 PTIH1 DDRH1 RDRH1 PERH1 PERH1 PIFH1 PIFH1 PTJ1	PTH0 PTIH0 DDRH0 RDRH0 PERH0 PIEH0 PIFH0 PTJ0
\$0220 \$0221 \$0222 \$0223 \$0224 \$0225 \$0226 \$0227	PTH PTIH DDRH RDRH PERH PPSH PIEH PIFH	Write: Read:	PTH7 PTIH7 DDRH7 RDRH7 PERH7 PIEH7 PIFH7	PTH6 PTIH6 DDRH7 RDRH6 PERH6 PIEH6 PIFH6 0	PTH5 PTIH5 DDRH5 RDRH5 PERH5 PERH5 PIEH5 PIFH5	PTH4 PTIH4 DDRH4 RDRH4 PERH4 PERH4 PIEH4 PIFH4	PTH3 PTIH3 DDRH3 RDRH3 PERH3 PERH3 PIEH3 PIFH3 PTJ3	PTH2 PTIH2 DDRH2 RDRH2 PERH2 PERH2 PIEH2 PIFH2 PTJ2	PTH1 PTIH1 DDRH1 RDRH1 PERH1 PERH1 PIFH1 PIFH1 PTJ1	PTH0 PTIH0 DDRH0 RDRH0 PERH0 PIEH0 PIFH0 PTJ0
\$0220 \$0221 \$0222 \$0223 \$0224 \$0225 \$0226 \$0227 \$0228 \$0229	PTH PTIH DDRH RDRH PERH PPSH PIEH PIFH PTJ PTIJ	Write: Read:	PTH7 PTIH7 DDRH7 RDRH7 PERH7 PIEH7 O 0	PTH6 PTIH6 DDRH7 RDRH6 PERH6 PPSH6 PIEH6 0 0	PTH5 PTIH5 DDRH5 RDRH5 PERH5 PERH5 PIFH5 0 0	PTH4 PTIH4 DDRH4 RDRH4 PERH4 PPSH4 PIFH4 0 0	PTH3 PTIH3 DDRH3 RDRH3 PERH3 PPSH3 PIEH3 PIFH3 PTJ3 PTIJ3	PTH2 PTIH2 DDRH2 RDRH2 PERH2 PPSH2 PIEH2 PIFH2 PTJ2 PTIJ2	PTH1 PTIH1 DDRH1 RDRH1 PERH1 PPSH1 PIEH1 PIFH1 PTJ1 PTIJ1	PTH0 PTIH0 DDRH0 RDRH0 PERH0 PPSH0 PIEH0 PIFH0 PTJ0 PTIJ0

\$0200 - \$027F PIM (Port Integration Module)

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$022C	PERJ	Read:	0	0	0	0	PERJ3	PERJ2	PERJ1	PERJ0
¢000D	DDC I	Write: Read:	0	0	0	0	DDC IO	DDC IO	DDC M	DDC IO
\$022D	PPSJ	Write:	•	•			PPSJ3	PPSJ2	PPSJ1	PPSJ0
\$022E	PIEJ	Read: Write:	0	0	0	0	PIEJ3	PIEJ2	PIEJ1	PIEJ0
\$022F	PIFJ	Read:	0	0	0	0	PIFJ3	PIFJ2	PIFJ1	PIFJ0
\$0230	PTL	Write:	PTL7	PTL6	PTL5	PTL4	PTL3	PTL2	PTL1	PTL0
		Write: Read:	PTIL7	PTIL6	PTIL5	PTIL4	PTIL3	PTIL2	PTIL1	PTIL0
\$0231	PTIL	Write:		0	0		=0			
\$0232	DDRL	Read: Write:	DDRL7	DDRL7	DDRL5	DDRL4	DDRL3	DDRL2	DDRL1	DDRL0
\$0233	RDRL	Read: Write:	RDRL7	RDRL6	RDRL5	RDRL4	RDRL3	RDRL2	RDRL1	RDRL0
\$0234	PERL	Read: Write:	PERL7	PERL6	PERL5	PERL4	PERL3	PERL2	PERL1	PERL0
\$0235	PPSL	Read: Write:	PPSL7	PPSL6	PPSL5	PPSL4	PPSL3	PPSL2	PPSL1	PPSL0
\$0236	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$0237	Reserved	Read:	0	0	0	0	0	0	0	0
		Write: Read:								
\$0238	PTU	Write:	PTU7	PTU6	PTU5	PTU4	PTU3	PTU2	PTU1	PTU0
\$0239	PTIU	Read: Write:	PTIU7	PTIU6	PTIU5	PTIU4	PTIU3	PTIU2	PTIU1	PTIU0
		Read:								
\$023A	DDRU	Write:	DDRU7	DDRU7	DDRU5	DDRU4	DDRU3	DDRU2	DDRU1	DDRU0
\$023B	SRRU	Read: Write:	SRRU7	SRRU6	SRRU5	SRRU4	SRRU3	SRRU2	SRRU1	SRRU0
\$023C	PERU	Read: Write:	PERU7	PERU6	PERU5	PERU4	PERU3	PERU2	PERU1	PERU0
\$023D	PPSU	Read: Write:	PPSU7	PPSU6	PPSU5	PPSU4	PPSU3	PPSU2	PPSU1	PPSU0
\$023E	Reserved	Read:	0	0	0	0	0	0	0	0
		Write: Read:	0	0	0	0	0	0	0	0
\$023F	Reserved	Write:								
\$0240	PTV	Read: Write:	PTV7	PTV6	PTV5	PTV4	PTV3	PTV2	PTV1	PTV0
\$0241	PTIV	Read: Write:	PTIV7	PTIV6	PTIV5	PTIV4	PTIV3	PTIV2	PTIV1	PTIV0
\$0242	DDRV	Read: Write:	DDRV7	DDRV7	DDRV5	DDRV4	DDRV3	DDRV2	DDRV1	DDRV0
\$0243	SRRV	Read: Write:	SRRV7	SRRV6	SRRV5	SRRV4	SRRV3	SRRV2	SRRV1	SRRV0
\$0244	PERV	Read: Write:	PERV7	PERV6	PERV5	PERV4	PERV3	PERV2	PERV1	PERV0

\$0200 - \$027F

PIM (Port Integration Module)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0245	PPSV	Read: Write:	PPSV7	PPSV6	PPSV5	PPSV4	PPSV3	PPSV2	PPSV1	PPSV0
\$0246	Reserved	Read:	0	0	0	0	0	0	0	0
ψυΣπυ	reserved	Write:								
\$0247	Reserved	Read:	0	0	0	0	0	0	0	0
Ψ02+1	reserved	Write:								
\$0248	PTW	Read: Write:	PTW7	PTW6	PTW5	PTW4	PTW3	PTW2	PTW1	PTW0
\$0249	PTIW	Read:	PTIW7	PTIW6	PTIW5	PTIW4	PTIW3	PTIW2	PTIW1	PTIW0
φ02 4 9	FIIVV	Write:								
\$024A	DDRW	Read: Write:	DDRW7	DDRW7	DDRW5	DDRW4	DDRW3	DDRW2	DDRW1	DDRW0
\$024B	SRRW	Read: Write:	SRRW7	SRRW6	SRRW5	SRRW4	SRRW3	SRRW2	SRRW1	SRRW0
\$024C	PERW	Read: Write:	PERW7	PERW6	PERW5	PERW4	PERW3	PERW2	PERW1	PERW0
\$024D	PPSW	Read: Write:	PPSW7	PPSW6	PPSW5	PPSW4	PPSW3	PPSW2	PPSW1	PPSW0
¢024⊑	Reserved	Read:	0	0	0	0	0	0	0	0
\$024E	Reserved	Write:								
\$024F	Reserved	Read:	0	0	0	0	0	0	0	0
ΨυΔ41	i vesei veu	Write:								
\$0250 -	Reserved	Read:	0	0	0	0	0	0	0	0
\$027F	1.0301 700	Write:								

\$0280 - \$03FF

Reserved

Address	Name
\$0280 -	Decembed
\$03FF	Reserved

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	0	0	0	0	0	0	0	0
Write:								

1.6 Part ID Assignments

The part ID is located in two 8-bit registers PARTIDH and PARTIDL at addresses \$001A,\$001B, respectively. The read-only value is a unique part ID for each revision of the chip. **Table 1-5** shows the assigned part ID numbers.

Table 1-5 Assigned Part ID Numbers

Device	Mask Set Number	Part ID ¹
MC9S12H256	0K78X	\$1000
MC9S12H256	1K78X	\$1001

MC9S12H256 Device User Guide — V01.20

NOTES:

1. The coding is as follows:

Bit 15-12: Major family identifier

Bit 11-8: Minor family identifier

Bit 7-4: Major mask set revision number including FAB transfers

Bit 3-0: Minor - non full - mask set revision

The device memory sizes are located in two 8-bit registers MEMSIZ0 and MEMSIZ1 (addresses \$001C and \$001D after reset). **Table 1-6** shows the read-only values of these registers. Refer to section Module Mapping and Control (MMC) of HCS12 Core User Guide for further details.

Table 1-6 Memory size registers

Register name	Value
MEMSIZ0	\$25
MEMSIZ1	\$81

Section 2 Signal Description

This section describes signals that connect off-chip. It includes a pinout diagram, a table of signal properties, and detailed discussion of signals. It is built from the signal description sections of the Block User Guides of the individual IP blocks on the device.

2.1 Device Pinout

The MC9S12H256 is available in a 112-pin and 144-pin quad flat pack (LQFP), the MC9S12H128 is available in a 112-pin quad flat pack (LQFP). Most pins perform two or more functions, as described in the Signal Descriptions. **Figure 2-1** and **Figure 2-2** show the pin assignments.

NOTE: In expanded narrow modes the lower byte data is multiplexed with higher byte data through pins 64-71 on the 112-pin LQFP or through pins 111-118 on the 144-pin

LQFP version.




Figure 2-1 Pin Assignments in 112-pin LQFP for MC9S12H256 and MC9S12H128




Figure 2-2 Pin Assignments in 144-pin LQFP for MC9S12H256

2.2 Signal Properties Summary

Table 2-1 summarizes all pin functions.

NOTE: Bold entries determine pins not available on 112-pin LQFP.

Table 2-1 Signal Properties

Pin Name	Pin Name		Pin Name	Pin Name	Powered		al Pull istor	- Description
Function 1	tion 1 Function 2 Function 3 Function 4 by CTRL Reset State			Boompilon				
EXTAL	_	_	_	VDDPLL			Oscillator Pins	
XTAL	_	_	_	VDDPLL			Oscillator i ilis	
RESET	_	_	_	VDDX2	None	None	External Reset Pin	
TEST	_	_	_	VDDX2			Test Input	
XFC	_	_	_	VDDPLL			PLL Loop Filter	
BKGD	TAGHI	MODC	_	VDDX2	Always Up	Up	Background Debug, Tag High, Mode Pin	
PAD[7:0]	AN[7:0]	_	_	VDDA			Port AD Inputs, Analog Inputs (ATD)	
PAD[15:8]	AN[15:8]	_	_	VDDA	None	None	Port AD Inputs, Analog Inputs (ATD)	
PA[7:0]	FP[15:8]	ADDR[15:8]/ DATA[15:8]	_	VDDX1	PUCR/ PUPAE	Down	Port A I/O, Multiplexed Address/Data	
PB[7:0]	FP[7:0]	ADDR[7:0]/ DATA[7:0]	_	VDDX1	PUCR/ PUPBE	Down	Port B I/O, Multiplexed Address/Data	
PE7	FP22	XCLKS	NOACC	VDDX1	PUCR/ PUPEE	Down	Port E I/O, Access, Clock Select, LCD driver	
PE6	IPIPE1	MODB	_	VDDX2	While RE	SET pin is	Port E I/O, Pipe Status, Mode Input	
PE5	IPIPE0	MODA	_	VDDX2	low: I	Down	Port E I/O, Pipe Status, Mode Input	
PE4	ECLK	_	_	VDDX2			Port E I/O, Bus Clock Output	
PE3	FP21	LSTRB	TAGLO	VDDX1	PUCR/	Mode de- pendent	Port E I/O, LCD driver, Byte Strobe, Tag Low	
PE2	FP20	R/W	_	VDDX1	PUPEE		Port E I/O, R/W in expanded modes	
PE1	ĪRQ	_	_	VDDX2		Up	Port E Input, Maskable Interrupt	
PE0	XIRQ	_	_	VDDX2		ОР	Port E Input, Non Maskable Interrupt	
PH[7:0]	KWH[7:0]	_	_	VDDM	PERH/ PPSH	Disabled	Port H I/O, Interrupts	
PJ[3:0]	KWJ[3:0]	_	_	VDDX1	PERJ/ PPSJ	Disabled	Port J I/O, Interrupts	
PK7	FP23	ECS	ROMONE	VDDX1	PUCR/	Down	Port K I/O, Emulation Chip Select, ROM On Enable	
PK[3:0]	BP[3:0]	XADDR[17:14]	_	VDDX1	PUPKE	DOWII	Port K I/O, LCD driver, Extended Addresses	
PL[3:0]	FP[19:16]	_	_	VDDX1	PERL/	Down	Port L I/O, LCD drivers	
PL[7:4]	FP[31:28]	_	_	VDDX1	PPSL	DOWII	Port L I/O, LCD drivers	

Pin Name	Pin Name		Pin Name	Pin Name Function 4	Powered		al Pull istor	Description
Function 1	Function 2	unction 2 Function 3		by	CTRL	Reset State	Description	
PM5	TXCAN1	_	_	VDDX2			Port M I/O, TX of CAN1	
PM4	RXCAN1	_	_	VDDX2			Port M I/O, RX of CAN1	
PM3	TXCAN0	_	_	VDDX2	PERM/	Disabled	Port M I/O, TX of CAN0	
PM2	RXCAN0	_	_	VDDX2	PPSM	Disabled	Port M I/O, RX of CAN0	
PM1	SCL	_	_	VDDX2			Port M I/O, SCL of IIC	
PM0	SDA	_	_	VDDX2			Port M I/O, SDA of IIC	
PP[5:2]	PWM[5:2]	_	_	VDDX2	PERP/	Disabled	Port P I/O, PWM channels	
PP[1:0]	PWM[1:0]	_	_	VDDX2	PPSP	Disabled	Port P I/O, PWM channels	
PS7	SS	_	_	VDDX2			Port S I/O, SS of SPI	
PS6	SCK	_	_	VDDX2			Port S I/O, SCK of SPI	
PS5	MOSI	_	_	VDDX2			Port S I/O, MOSI of SPI	
PS4	MISO	_	_	VDDX2	PERS/	Disable d	Port S I/O, MISO of SPI	
PS3	TXD1		_	VDDX2	PPSS	Disabled	Port S I/O, TXD of SCI1	
PS2	RXD1	_	_	VDDX2			Port S I/O, RXD of SCI1	
PS1	TXD0	_	_	VDDX2			Port S I/O, TXD of SCI0	
PS0	RXD0	_	_	VDDX2			Port S I/O, RXD of SCI0	
PT[7:4]	IOC[7:4]	_	_	VDDX1	DEDT/	PERT/ Down	Port T I/O, Timer channels	
PT[3:0]	IOC[3:0]	FP[27:24]	_	VDDX1			Port T I/O, Timer channels, LCD driver	
PU[3:0]	M0C0M M0C0P M0C1M M0C1P	_	_	VDDM	PERU/	Disabled	Port U I/O, Motor0 of MC	
PU[7:4]	M1C0M M1C0P M1C1M M1C1P	_	_	VDDM	PPSU	Disabled	Port U I/O, Motor1 of MC	
PV[3:0]	M2C0M M2C0P M2C1M M2C1P	_	_	VDDM	PERV/	Disabled	Port V I/O, Motor2 of MC	
PV[7:4]	M3C0M M3C0P M3C1M M3C1P	_	_	VDDM	PPSV	Disabled	Port V I/O, Motor3 of MC	
PW[3:0]	M4C0M M4C0P M4C1M M4C1P	_	_	VDDM	PERW/	W/	Port W I/O, Motor4 of MC	
PW[7:4]	M5C0M M5C0P, M5C1M M5C1P	_	_	VDDM	PPSW	Disabled	Port W I/O, Motor5 of MC	

2.3 Detailed Signal Descriptions

2.3.1 EXTAL, XTAL — Oscillator Pins

EXTAL and XTAL are the crystal driver and external clock pins. On reset all the device clocks are derived from the EXTAL input frequency. XTAL is the crystal output.

2.3.2 RESET — External Reset Pin

An active low bidirectional control signal, it acts as an input to initialize the MCU to a known start-up state, and an output when an internal MCU function causes a reset.

2.3.3 TEST — Test Pin

This pin is reserved for test.

NOTE: The TEST pin must be tied to VSS in all applications.

2.3.4 XFC — PLL Loop Filter Pin

Dedicated pin used to create the PLL loop filter.

2.3.5 BKGD / TAGHI / MODC — Background Debug, Tag High, and Mode Pin

The BKGD/TAGHI/MODC pin is used as a pseudo-open-drain pin for the background debug communication. In MCU expanded modes of operation when instruction tagging is on, an input low on this pin during the falling edge of E-clock tags the high half of the instruction word being read into the instruction queue. It is used as a MCU operating mode select pin during reset. The state of this pin is latched to the MODC bit at the rising edge of RESET.

2.3.6 PAD[15:8] / AN[15:8] — Port AD Input Pins [15:8]

PAD15-PAD8 are general purpose input pins and analog inputs for the analog to digital converter.

NOTE: These pins are not available in the 112-pin LQFP version.

2.3.7 PAD[7:0] / AN[7:0] — Port AD Input Pins [7:0]

PAD7-PAD0 are general purpose input pins and analog inputs for the analog to digital converter.

2.3.8 PA[7:0] / FP[15:8] / ADDR[15:8] / DATA[15:8] — Port A I/O Pins

PA7-PA0 are general purpose input or output pins. They can be configured as frontplane segment driver outputs FP15-FP8 of the LCD. In MCU expanded modes of operation, these pins are used for the multiplexed external address and data bus.

2.3.9 PB[7:0] / FP[7:0] / ADDR[7:0] / DATA[7:0] — Port B I/O Pins

PB7-PB0 are general purpose input or output pins. They can be configured as frontplane segment driver outputs FP7-FP0 of the LCD. In MCU expanded modes of operation, these pins are used for the multiplexed external address and data bus.

2.3.10 PE7 / FP22 / XCLKS / NOACC — Port E I/O Pin 7

PE7 is a general purpose input or output pin. It can be configured as frontplane segment driver output FP22 of the LCD module. The XCLKS signal selects between an external clock or oscillator configuration during reset.

The XCLKS input selects between an external clock or oscillator configuration. The state of this pin is latched at the rising edge of RESET. If the input is a logic high the EXTAL pin is configured for an external clock drive. If input is a logic low an oscillator circuit is configured on EXTAL and XTAL. Since this pin is an input with a pull-down device during reset, if the pin is left floating, the default configuration is an oscillator circuit on EXTAL and XTAL.

During MCU expanded modes of operation, the NOACC signal, when enabled, is used to indicate that the current bus cycle is an unused or "free" cycle. This signal will assert when the CPU is not using the bus.

2.3.11 PE6 / MODB / IPIPE1 — Port E I/O Pin 6

PE6 is a general purpose input or output pin. It is used as a MCU operating mode select pin during reset. The state of this pin is latched to the MODB bit at the rising edge of \overline{RESET} . This pin is shared with the instruction queue tracking signal IPIPE1. This pin is an input with a pull-down device which is only active when \overline{RESET} is low.

2.3.12 PE5 / MODA / IPIPE0 — Port E I/O Pin 5

PE5 is a general purpose input or output pin. It is used as a MCU operating mode select pin during reset. The state of this pin is latched to the MODA bit at the rising edge of \overline{RESET} . This pin is shared with the instruction queue tracking signal IPIPE0. This pin is an input with a pull-down device which is only active when \overline{RESET} is low.

2.3.13 PE4 / ECLK — Port E I/O Pin 4

PE4 is a general purpose input or output pin. It can be configured to drive the internal bus clock ECLK. ECLK can be used as a timing reference.

2.3.14 PE3 / FP21 / LSTRB / TAGLO — Port E I/O Pin 3

PE3 is a general purpose input or output pin. It can be configured as frontplane segment driver output FP21 of the LCD module. In MCU expanded modes of operation, \overline{LSTRB} is used for the low-byte strobe function to indicate the type of bus access and when instruction tagging is on, \overline{TAGLO} is used to tag the low half of the instruction word being read into the instruction queue.

2.3.15 PE2 / FP20 / R/W — Port E I/O Pin 2

PE2 is a general purpose input or output pin. It can be configured as frontplane segment driver output FP20 of the LCD module. In MCU expanded modes of operations, this pin performs the read/write output signal for the external bus. It indicates the direction of data on the external bus.

2.3.16 PE1 / IRQ — Port E Input Pin 1

PE1 is a general purpose input pin and also the maskable interrupt request input that provides a means of applying asynchronous interrupt requests. This will wake up the MCU from STOP or WAIT mode.

2.3.17 PE0 / XIRQ — Port E Input Pin 0

PE0 is a general purpose input pin and also the non-maskable interrupt request input that provides a means of applying asynchronous interrupt requests. This will wake up the MCU from STOP or WAIT mode.

2.3.18 PH[7:0] / KWH[7:0] — Port H I/O Pins [7:0]

PH7-PH0 are general purpose input or output pins. They can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

NOTE: These pins are not available in the 112-pin LQFP version.

2.3.19 PJ[3:0] / KWJ[3:0] — Port J I/O Pins [3:0]

PJ3-PJ0 are general purpose input or output pins. They can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode and are shared with the interrupt function.

NOTE: These pins are not available in the 112-pin LQFP version.

2.3.20 PK7 / FP23 / ECS / ROMONE — Port K I/O Pin 7

PK7 is a general purpose input or output pin. It can be configured as frontplane segment driver output FP23 of the LCD module. During MCU expanded modes of operation, this pin is used as the emulation chip select signal (\overline{ECS}). During reset of the MCU to normal expanded modes of operation, this pin is used to enable the Flash EEPROM memory in the memory map (ROMONE). At the rising edge of \overline{RESET} , the state of this pin is latched to the ROMON bit.

2.3.21 PK[3:0] / BP[3:0] / XADDR[17:14] — Port K I/O Pins [3:0]

PK3-PK0 are general purpose input or output pins. They can be configured as backplane segment driver outputs BP3-BP0 of the LCD module. In MCU expanded modes of operation, these pins provide the expanded address XADDR[17:14] for the external bus.

2.3.22 FreescalePL[7:4] / FP[31:28] — Port L I/O Pins [7:4]

PL7-PL4 are general purpose input or output pins. They can be configured as frontplane segment driver outputs FP31-FP28 of the LCD module.

NOTE: These pins are not available in the 112-pin LQFP version.

2.3.23 PL[3:0] / FP[19:16] — Port L I/O Pins [3:0]

PL3-PL0 are general purpose input or output pins. They can be configured as frontplane segment driver outputs FP19-FP16 of the LCD module.

2.3.24 PM5 / TXCAN1 — Port M I/O Pin 5

PM5 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN1 of the Freescale Scalable Controller Area Network controller 1 (CAN1)

2.3.25 PM4 / RXCAN1 — Port M I/O Pin 4

PM4 is a general purpose input or output pin. It can be configured as the receive pin RXCAN1 of the Freescale Scalable Controller Area Network controller 1 (CAN1)

2.3.26 PM3 / TXCAN0 — Port M I/O Pin 3

PM3 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN0 of the Freescale Scalable Controller Area Network controller 0 (CAN0)

2.3.27 PM2 / RXCAN0 — Port M I/O Pin 2

PM2 is a general purpose input or output pin. It can be configured as the receive pin RXCAN0 of the Freescale Scalable Controller Area Network controller 0 (CAN0)

2.3.28 PM1 / SCL — Port M I/O Pin 1

PM1 is a general purpose input or output pin. It can be configured as the serial clock pin SCL of the Inter-IC Bus Interface (IIC).

NOTE: This pin is not available in the 112-pin LQFP version.

2.3.29 PM0 / SDA — Port M I/O Pin 0

PM0 is a general purpose input or output pin. It can be configured as the serial data pin SDA of the Inter-IC Bus Interface (IIC).

NOTE: This pin is not available in the 112-pin LQFP version.

2.3.30 PP[5:2] / PWM[5:2] — Port P I/O Pins [5:2]

PP5-PP2 are general purpose input or output pins. They can be configured as Pulse Width Modulator (PWM) channel outputs PWM5-PWM2.

NOTE: These pins are not available in the 112-pin LQFP version.

2.3.31 PP[1:0] / PWM[1:0] — Port P I/O Pins [1:0]

PP1-PP0 are general purpose input or output pins. They can be configured as Pulse Width Modulator (PWM) channel outputs PWM1-PWM0.

2.3.32 PS7 / SS — Port S I/O Pin 7

PS7 is a general purpose input or output pin. It can be configured as slave select pin \overline{SS} of the Serial Peripheral Interface (SPI).

2.3.33 PS6 / SCK — Port S I/O Pin 6

PS6 is a general purpose input or output pin. It can be configured as serial clock pin SCK of the Serial Peripheral Interface (SPI).

2.3.34 PS5 / MOSI — Port S I/O Pin 5

PS5 is a general purpose input or output pin. It can be configured as the master output (during master mode) or slave input (during slave mode) pin MOSI of the Serial Peripheral Interface (SPI).

2.3.35 PS4 / MISO — Port S I/O Pin 4

PS4 is a general purpose input or output pin. It can be configured as master input (during master mode) or slave output (during slave mode) pin MISO for the Serial Peripheral Interface (SPI).

2.3.36 PS3 / TXD1 — Port S I/O Pin 3

PS3 is a general purpose input or output pin. It can be configured as transmit pin TXD1 of the Serial Communication Interface 1 (SCI1).

NOTE: This pin is not available in the 112-pin LQFP version.

2.3.37 PS2 / RXD1 — Port S I/O Pin 2

PS2 is a general purpose input or output pin. It can be configured as receive pin RXD1 of the Serial Communication Interface 1 (SCI1).

NOTE: This pin is not available in the 112-pin LQFP version.

2.3.38 PS1 / TXD0 — Port S I/O Pin 1

PS1 is a general purpose input or output pin. It can be configured as transmit pin TXD0 of the Serial Communication Interface 0 (SCI0).

2.3.39 PS0 / RXD0 — Port S I/O Pin 0

PS0 is a general purpose input or output pin. It can be configured as receive pin RXD0 of the Serial Communication Interface 0 (SCI0).

2.3.40 PT[7:4] / IOC[7:4] — Port T I/O Pins [7:4]

PT7-PT4 are general purpose input or output pins. They can be configured as input capture or output compare pins IOC7-IOC4 of the Timer (TIM).

2.3.41 PT[3:0] / IOC[3:0] / FP[27:24] — Port T I/O Pins [3:0]

PT3-PT0 are general purpose input or output pins. They can be configured as input capture or output compare pins IOC3-IOC0 of the Timer (TIM). They can be configured as frontplane segment driver outputs FP27-FP24 of the LCD module.

2.3.42 PU[7:4] / M1C1P, M1C1M, M1C0P, M1C0M — Port U I/O Pins [7:4]

PU7-PU4 are general purpose input or output pins. They can be configured as high current PWM output pins which can be used for motor drive. These pins interface to the coils of motor 1. PWM output on M1C0M results in a positive current flow through coil 0 when M1C0P is driven to a logic high state. PWM output on M1C1M results in a positive current flow through coil 1 when M1C1P is driven to a logic high state.

2.3.43 PU[3:0] / M0C1P, M0C1M, M0C0P, M0C0M — Port U I/O Pins [3:0]

PU3-PU0 are general purpose input or output pins. They can be configured as high current PWM output pins which can be used for motor drive. These pins interface to the coils of motor 0. PWM output on M0C0M results in a positive current flow through coil 0 when M0C0P is driven to a logic high state. PWM output on M0C1M results in a positive current flow through coil 1 when M0C1P is driven to a logic high state.

2.3.44 PV[7:4] / M3C1P, M3C1M, M3C0P, M3C0M — Port V I/O Pins [7:4]

PV7-PV4 are general purpose input or output pins. They can be configured as high current PWM output pins which can be used for motor drive. These pins interface to the coils of motor 3. PWM output on M3C0M results in a positive current flow through coil 0 when M3C0P is driven to a logic high state. PWM output on M3C1M results in a positive current flow through coil 1 when M3C1P is driven to a logic high state.

2.3.45 PV[3:0] / M2C1P, M2C1M, M2C0P, M2C0M — Port V I/O Pins [3:0]

PV3-PV0 are general purpose input or output pins. They can be configured as high current PWM output pins which can be used for motor drive. These pins interface to the coils of motor 2. PWM output on M2C0M results in a positive current flow through coil 0 when M2C0P is driven to a logic high state. PWM output on M2C1M results in a positive current flow through coil 1 when M2C1P is driven to a logic high state.

2.3.46 PW[7:4] / M5C1P, M5C1M, M5C0P, M5C0M — Port W I/O Pins [7:4]

PW7-PW4 are general purpose input or output pins. They can be configured as high current PWM output pins which can be used for motor drive. These pins interface to the coils of motor 5. PWM output on M5C0M results in a positive current flow through coil 0 when M5C0P is driven to a logic high state. PWM output on M5C1M results in a positive current flow through coil 1 when M5C1P is driven to a logic high state.

2.3.47 PW[3:0] / M4C1P, M4C1M, M4C0P, M4C0M — Port W I/O Pins [3:0]

PW3-PW0 are general purpose input or output pins. They can be configured as high current PWM output pins which can be used for motor drive. These pins interface to the coils of motor 4. PWM output on M4C0M results in a positive current flow through coil 0 when M4C0P is driven to a logic high state. PWM output on M4C1M results in a positive current flow through coil 1 when M4C1P is driven to a logic high state.

2.4 Power Supply Pins

MC9S12H256 power and ground pins are described below.

NOTE: All VSS pins must be connected together in the application (21.2 Recommended **PCB layout**).

Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are loaded (**Table 21-1**).

2.4.1 VDDR — External Power Pin

VDDR is the power supply pin for the internal voltage regulator.

2.4.2 VDDX1, VDDX2, VSSX1, VSSX2 — External Power and Ground Pins

VDDX1, VDDX2, VSSX1 and VSSX2 are the power supply and ground pins for input/output drivers.VDDX1 and VDDX2 as well as VSSX1 and VSSX2 are not internally connected.

2.4.3 VDD1, VSS1, VSS2 — Core Power Pins

VDD1, VSS1 and VSS2 are the core power and ground pins and related to the voltage regulator output. These pins serve as connection points for filter capacitors. VSS1 and VSS2 are internally connected.

NOTE: No load allowed except for bypass capacitors.

2.4.4 VDDA, VSSA — Power Supply Pins for ATD and VREG

VDDA, VSSA are the power supply and ground pins for the voltage regulator and the analog to digital converter.

2.4.5 VDDM1, VDDM2, VDDM3 — Power Supply Pins for Motor 0 to 5

VDDM1, VDDM2 and VDDM3 are the supply pins for the ports U,V and W. VDDM1, VDDM2 and VDDM3 are internally connected.

2.4.6 VSSM1, VSSM2, VSSM3 — Ground Pins for Motor 0 to 5

VSSM1, VSSM2 and VSSM3 are the ground pins for the ports U,V and W. VSSM1, VSSM2 and VSSM3 are internally connected.

2.4.7 VLCD — Power Supply Reference Pin for LCD driver

VLCD is the voltage reference pin for the LCD driver. Adjusting the voltage on this pin will change the display contrast.

2.4.8 VRH, VRL — ATD Reference Voltage Input Pins

VRH and VRL are the voltage reference pins for the analog to digital converter.

2.4.9 VDDPLL, VSSPLL — Power Supply Pins for PLL

VDDPLL and VSSPLL are the PLL supply pins and serve as connection points for external loop filter components.

NOTE: No load allowed except for bypass capacitors.

MC9S12H256	Davica I	Isar Guida —	V01	20
1016.9.5 1 / 17.30	INCUICE	1261 (20106 —		. Z U

Section 3 System Clock Description

3.1 Overview

The Clock and Reset Generator provides the internal clock signals for the core and all peripheral modules. **Figure 3-1** shows the clock connections from the CRG to all modules.

Consult the CRG Block User Guide for details on clock generation.




Figure 3-1 Clock Connections

MC9S12H256	Dovico	Hear	Guido -	_ \/∩1	20
いしゅう しょうこうり	11641636	USEL	Guide —	– vui	. ZU

Section 4 Modes of Operation

4.1 Overview

Eight possible modes determine the operating configuration of the MC9S12H256. Each mode has an associated default memory map and external bus configuration.

Three low power modes exist for the device.

4.2 Modes of Operation

The operating mode out of reset is determined by the states of the MODC, MODB, and MODA pins during reset (**Table 4-1**). The MODC, MODB, and MODA bits in the MODE register show the current operating mode and provide limited mode switching during operation. The states of the MODC, MODB, and MODA pins are latched into these bits on the rising edge of the reset signal.

MODC	MODB	MODA	Mode Description
0	0	0	Special Single Chip, BDM allowed and ACTIVE. BDM is allowed in all other modes but a serial command is required to make BDM active.
0	0	1	Emulation Expanded Narrow, BDM allowed
0	1	0	Special Test (Expanded Wide) (Freescale Use Only), BDM allowed
0	1	1	Emulation Expanded Wide, BDM allowed
1	0	0	Normal Single Chip, BDM allowed
1	0	1	Normal Expanded Narrow, BDM allowed
1	1	0	Peripheral (Freescale Use Only); BDM allowed but bus operations would cause bus conflicts (must not be used)
1	1	1	Normal Expanded Wide, BDM allowed

Table 4-1 Mode Selection

There are two basic types of operating modes:

- 1. Normal modes: Some registers and bits are protected against accidental changes.
- 2. <u>Special</u> modes: Allow greater access to protected control registers and bits for special purposes such as testing.

A system development and debug feature, background debug mode (BDM), is available in all modes. In special single-chip mode, BDM is active immediately after reset.

Some aspects of Port E are not mode dependent. Bit 1 of Port E is a general purpose input or the \overline{IRQ} interrupt input. \overline{IRQ} can be enabled by bits in the CPU's condition codes register but it is inhibited at reset so this pin is initially configured as a simple input with a pull-up. Bit 0 of Port E is a general purpose input or the \overline{XIRQ} interrupt input. \overline{XIRQ} can be enabled by bits in the CPU's condition codes register but it is inhibited at reset so this pin is initially configured as a simple input with a pull-up. The ESTR bit in the EBICTL register is set to one by reset in any user mode. This assures that the reset vector can be fetched

even if it is located in an external slow memory device. The PE6/MODB/IPIPE1 and PE5/MODA/IPIPE0 pins act as high-impedance mode select inputs during reset.

The following paragraphs discuss the default bus setup and describe which aspects of the bus can be changed after reset on a per mode basis.

4.2.1 Normal Operating Modes

These modes provide three operating configurations. Background debug is available in all three modes, but must first be enabled for some operations by means of a BDM background command, then activated.

4.2.1.1 Normal Single-Chip Mode

There is no external expansion bus in this mode. All pins of Ports A, B and E are configured as general purpose I/O pins Port E bits 1 and 0 are available as general purpose input only pins with internal pull-ups enabled. All other pins of Port E are bidirectional I/O pins that are initially configured as high-impedance inputs with internal pull-ups enabled. Ports A and B are configured as high-impedance inputs with their internal pull-ups disabled.

The pins associated with Port E bits 6, 5, 3, and 2 cannot be configured for their alternate functions IPIPE1, IPIPE0, \overline{LSTRB} , and R/\overline{W} while the MCU is in single chip modes. In single chip modes, the associated control bits PIPOE, LSTRE, and RDWE are reset to zero. Writing the opposite state into them in single chip mode does not change the operation of the associated Port E pins.

In normal single chip mode, the MODE register is writable one time. This allows a user program to change the bus mode to narrow or wide expanded mode and/or turn on visibility of internal accesses.

Port E, bit 4 can be configured for a free-running E clock output by clearing NECLK=0. Typically the only use for an E clock output while the MCU is in single chip modes would be to get a constant speed clock for use in the external application system.

4.2.1.2 Normal Expanded Wide Mode

In expanded wide modes, Ports A and B are configured as a 16-bit multiplexed address and data bus and Port E bit 4 is configured as the E clock output signal. These signals allow external memory and peripheral devices to be interfaced to the MCU.

Port E pins other than PE4/ECLK are configured as general purpose I/O pins (initially high-impedance inputs with internal pull-up resistors enabled). Control bits PIPOE, NECLK, LSTRE, and RDWE in the PEAR register can be used to configure Port E pins to act as bus control outputs instead of general purpose I/O pins.

It is possible to enable the pipe status signals on Port E bits 6 and 5 by setting the PIPOE bit in PEAR, but it would be unusual to do so in this mode. Development systems where pipe status signals are monitored would typically use the special variation of this mode.

The Port E bit 2 pin can be reconfigured as the R/\overline{W} bus control signal by writing "1" to the RDWE bit in PEAR. If the expanded system includes external devices that can be written, such as RAM, the RDWE bit

would need to be set before any attempt to write to an external location. If there are no writable resources in the external system, PE2 can be left as a general purpose I/O pin. The

Port E bit 3 pin can be reconfigured as the \overline{LSTRB} bus control signal by writing "1" to the LSTRE bit in PEAR. The default condition of this pin is a general purpose input because the \overline{LSTRB} function is not needed in all expanded wide applications.

The Port E bit 4 pin is initially configured as ECLK output with stretch. The E clock output function depends upon the settings of the NECLK bit in the PEAR register, the IVIS bit in the MODE register and the ESTR bit in the EBICTL register. The E clock is available for use in external select decode logic or as a constant speed clock for use in the external application system.

4.2.1.3 Normal Expanded Narrow Mode

This mode is used for lower cost production systems that use 8-bit wide external EPROMs or RAMs. Such systems take extra bus cycles to access 16-bit locations but this may be preferred over the extra cost of additional external memory devices.

Ports A and B are configured as a 16-bit address bus and Port A is multiplexed with data. Internal visibility is not available in this mode because the internal cycles would need to be split into two 8-bit cycles.

Since the PEAR register can only be written one time in this mode, use care to set all bits to the desired states during the single allowed write.

The PE3/LSTRB pin is always a general purpose I/O pin in normal expanded narrow mode. Although it is possible to write the LSTRE bit in PEAR to "1" in this mode, the state of LSTRE is overridden and Port E bit 3 cannot be reconfigured as the LSTRB output.

It is possible to enable the pipe status signals on Port E bits 6 and 5 by setting the PIPOE bit in PEAR, but it would be unusual to do so in this mode. LSTRB would also be needed to fully understand system activity. Development systems where pipe status signals are monitored would typically use special expanded wide mode or occasionally special expanded narrow mode.

The PE4/ECLK pin is initially configured as ECLK output with stretch. The E clock output function depends upon the settings of the NECLK bit in the PEAR register, the IVIS bit in the MODE register and the ESTR bit in the EBICTL register. In normal expanded narrow mode, the E clock is available for use in external select decode logic or as a constant speed clock for use in the external application system.

The PE2/R/W pin is initially configured as a general purpose input with a pull-up but this pin can be reconfigured as the R/\overline{W} bus control signal by writing "1" to the RDWE bit in PEAR. If the expanded narrow system includes external devices that can be written such as RAM, the RDWE bit would need to be set before any attempt to write to an external location. If there are no writable resources in the external system, PE2 can be left as a general purpose I/O pin.

4.2.1.4 Internal Visibility

Internal visibility is available when the MCU is operating in expanded wide modes or special narrow mode. It is not available in single-chip, peripheral or normal expanded narrow modes. Internal visibility is enabled by setting the IVIS bit in the MODE register.

If an internal access is made while E, R/\overline{W} , and \overline{LSTRB} are configured as bus control outputs and internal visibility is off (IVIS=0), E will remain low for the cycle, R/\overline{W} will remain high, and address, data and the \overline{LSTRB} pins will remain at their previous state.

When internal visibility is enabled (IVIS=1), certain internal cycles will be blocked from going external. During cycles when the BDM is selected, R/\overline{W} will remain high, data will maintain its previous state, and address and \overline{LSTRB} pins will be updated with the internal value. During CPU no access cycles when the BDM is not driving, R/\overline{W} will remain high, and address, data and the \overline{LSTRB} pins will remain at their previous state.

4.2.1.5 Emulation Expanded Wide Mode

In expanded wide modes, Ports A and B are configured as a 16-bit multiplexed address and data bus and Port E provides bus control and status signals. These signals allow external memory and peripheral devices to be interfaced to the MCU. These signals can also be used by a logic analyzer to monitor the progress of application programs.

The bus control related pins in Port E (PE7/NOACC, PE6/MODB/IPIPE1, PE5/MODA/IPIPE0, PE4/ECLK, PE3/LSTRB/TAGLO, and PE2/R/W) are all configured to serve their bus control output functions rather than general purpose I/O. Notice that writes to the bus control enable bits in the PEAR register in special mode are restricted.

4.2.1.6 Emulation Expanded Narrow Mode

Expanded narrow modes are intended to allow connection of single 8-bit external memory devices for lower cost systems that do not need the performance of a full 16-bit external data bus. Accesses to internal resources that have been mapped external (i.e. PORTA, PORTB, DDRA, DDRB, PORTE, DDRE, PEAR, PUCR, RDRIV) will be accessed with a 16-bit data bus on Ports A and B. Accesses of 16-bit external words to addresses which are normally mapped external will be broken into two separate 8-bit accesses using Port A as an 8-bit data bus. Internal operations continue to use full 16-bit data paths. They are only visible externally as 16-bit information if IVIS=1.

Ports A and B are configured as multiplexed address and data output ports. During external accesses, address A15, data D15 and D7 are associated with PA7, address A0 is associated with PB0 and data D8 and D0 are associated with PA0. During internal visible accesses and accesses to internal resources that have been mapped external, address A15 and data D15 is associated with PA7 and address A0 and data D0 is associated with PB0.

The bus control related pins in Port E (PE7/NOACC, PE6/MODB/IPIPE1, PE5/MODA/IPIPE0, PE4/ECLK, PE3/LSTRB/TAGLO, and PE2/R/W) are all configured to serve their bus control output functions rather than general purpose I/O. Notice that writes to the bus control enable bits in the PEAR register in special mode are restricted.

4.2.2 Special Operating Modes

There are two special operating modes that correspond to normal operating modes. These operating modes are commonly used in factory testing and system development.

4.2.2.1 Special Single-Chip Mode

When the MCU is reset in this mode, the background debug mode is enabled and active. The MCU does not fetch the reset vector and execute application code as it would in other modes. Instead the active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. When a serial command instructs the MCU to return to normal execution, the system will be configured as described below unless the reset states of internal control registers have been changed through background commands after the MCU was reset.

There is no external expansion bus after reset in this mode. Ports A and B are initially simple bidirectional I/O pins that are configured as high-impedance inputs with internal pull-ups disabled; however, writing to the mode select bits in the MODE register (which is allowed in special modes) can change this after reset. All of the Port E pins (except PE4/ECLK) are initially configured as general purpose high-impedance inputs with pull-ups enabled. PE4/ECLK is configured as the E clock output in this mode.

The pins associated with Port E bits 6, 5, 3, and 2 cannot be configured for their alternate functions IPIPE1, IPIPE0, \overline{LSTRB} , and R/\overline{W} while the MCU is in single chip modes. In single chip modes, the associated control bits PIPOE, LSTRE and RDWE are reset to zero. Writing the opposite value into these bits in single chip mode does not change the operation of the associated Port E pins.

Port E, bit 4 can be configured for a free-running E clock output by clearing NECLK=0. Typically the only use for an E clock output while the MCU is in single chip modes would be to get a constant speed clock for use in the external application system.

4.2.2.2 Special Test Mode (Freescale Use Only)

In expanded wide modes, Ports A and B are configured as a 16-bit multiplexed address and data bus and Port E provides bus control and status signals. In special test mode, the write protection of many control bits is lifted so that they can be thoroughly tested without needing to go through reset.

4.2.3 Test Operating Mode (Freescale Use Only)

There is a test operating mode in which an external master, such as an I.C. tester, can control the on-chip peripherals.

4.2.3.1 Peripheral Mode

This mode is intended for Freescale factory testing of the MCU. In this mode, the CPU is inactive and an external (tester) bus master drives address, data and bus control signals in through Ports A, B and E. In effect, the whole MCU acts as if it was a peripheral under control of an external CPU. This allows faster testing of on-chip memory and peripherals than previous testing methods. Since the mode control register is not accessible in peripheral mode, the only way to change to another mode is to reset the MCU into a different mode. Background debugging should not be used while the MCU is in special peripheral mode as internal bus conflicts between BDM and the external master can cause improper operation of both functions.

4.3 Security

The device will make available a security feature preventing the unauthorized read and write of the memory contents. This feature allows:

- Protection of the contents of FLASH,
- Protection of the contents of EEPROM,
- Operation in single-chip mode,
- Operation from external memory with internal FLASH and EEPROM disabled.

The user must be reminded that part of the security must lie with the user's code. An extreme example would be user's code that dumps the contents of the internal program. This code would defeat the purpose of security. At the same time the user may also wish to put a back door in the user's program. An example of this is the user downloads a key through the SCI which allows access to a programming routine that updates parameters stored in EEPROM.

4.3.1 Securing the Microcontroller

Once the user has programmed the FLASH and EEPROM (if desired), the part can be secured by programming the security bits located in the FLASH module. These non-volatile bits will keep the part secured through resetting the part and through powering down the part.

The security byte resides in a portion of the Flash array.

Check the Flash Block User Guide for more details on the security configuration.

4.3.2 Operation of the Secured Microcontroller

4.3.2.1 Normal Single Chip Mode

This will be the most common usage of the secured part. Everything will appear the same as if the part was not secured with the exception of BDM operation. The BDM operation will be blocked.

4.3.2.2 Executing from External Memory

The user may wish to execute from external space with a secured microcontroller. This is accomplished by resetting directly into expanded mode. The internal FLASH and EEPROM will be disabled. BDM operations will be blocked.

4.3.3 Unsecuring the Microcontroller

In order to unsecure the microcontroller, the internal FLASH and EEPROM must be erased. This can be done through an external program in expanded mode.

Once the user has erased the FLASH and EEPROM, the part can be reset into special single chip mode. This invokes a program that verifies the erasure of the internal FLASH and EEPROM. Once this program

completes, the user can erase and program the FLASH security bits to the unsecured state. This is generally done through the BDM, but the user could also change to expanded mode (by writing the mode bits through the BDM) and jumping to an external program (again through BDM commands). Note that if the part goes through a reset before the security bits are reprogrammed to the unsecure state, the part will be secured again.

4.4 Low Power Modes

Consult the respective Block User Guide for information on the module behavior in Stop, Pseudo Stop, and Wait Mode.

MC	:9S12H256	S Davica	Hear	Guida -	_ V01	20

Section 5 Resets and Interrupts

5.1 Overview

Consult the Exception Processing section of the HCS12 Core User Guide for information on resets and interrupts.

5.2 Vectors

5.2.1 Vector Table

Table 5-1 lists interrupt sources and vectors in default order of priority.

Table 5-1 Reset and Interrupt Vector Table

Vector Address	Interrupt Source	CCR Mask	Local Enable	HPRIO Value to Elevate
\$FFFE, \$FFFF	External or Power On Reset	None	None	-
\$FFFC, \$FFFD	Clock Monitor fail reset	None	COPCTL (CME, FCME)	-
\$FFFA, \$FFFB	COP failure reset	None	COP rate select	-
\$FFF8, \$FFF9	Unimplemented instruction trap	None	None	-
\$FFF6, \$FFF7	SWI	None	None	-
\$FFF4, \$FFF5	XIRQ	X-Bit	None	-
\$FFF2, \$FFF3	ĪRQ	I-Bit	INTCR (IRQEN)	\$F2
\$FFF0, \$FFF1	Real Time Interrupt	I-Bit	RTICTL (RTIE)	\$F0
\$FFEE, \$FFEF	Timer channel 0	I-Bit	TIE (C0I)	\$EE
\$FFEC, \$FFED	Timer channel 1	I-Bit	TIE (C1I)	\$EC
\$FFEA, \$FFEB	Timer channel 2	I-Bit	TIE (C2I)	\$EA
\$FFE8, \$FFE9	Timer channel 3	I-Bit	TIE (C3I)	\$E8
\$FFE6, \$FFE7	Timer channel 4	I-Bit	TIE (C4I)	\$E6
\$FFE4, \$FFE5	Timer channel 5	I-Bit	TIE (C5I)	\$E4
\$FFE2, \$FFE3	Timer channel 6	I-Bit	TIE (C6I)	\$E2
\$FFE0, \$FFE1	Timer channel 7	I-Bit	TIE (C7I)	\$E0
\$FFDE, \$FFDF	Timer overflow	I-Bit	TSCR2 (TOI)	\$DE
\$FFDC, \$FFDD	Pulse accumulator A overflow	I-Bit	PACTL (PAOVI)	\$DC
\$FFDA, \$FFDB	Pulse accumulator input edge	I-Bit	PACTL (PAI)	\$DA
\$FFD8, \$FFD9	SPI	I-Bit	SPICR1 (SPIE)	\$D8
\$FFD6, \$FFD7	SCI0	I-Bit	SC0CR2 (TIE, TCIE, RIE, ILIE)	\$D6
\$FFD4, \$FFD5	SCI1	I-Bit	SC1CR2 (TIE, TCIE, RIE, ILIE)	\$D4
\$FFD2, \$FFD3	ATD	I-Bit	ATDCTL2 (ASCIE)	\$D2
\$FFD0, \$FFD1		Re	served	
\$FFCE, \$FFCF	Port J	I-Bit	PTJIF (PTJIE)	\$CE
\$FFCC, \$FFCD	Port H	I-Bit	PTHIF (PTHIE)	\$CC
\$FFCA, \$FFCB		Re	served	

Table 5-1 Reset and Interrupt Vector Table

Vector Address	dress Interrupt Source Mask Local Enable		HPRIO Value to Elevate			
\$FFC8, \$FFC9		Re	served			
\$FFC6, \$FFC7	CRG PLL lock	I-Bit	CRGINT (LOCKIE)	\$C6		
\$FFC4, \$FFC5	CRG Self Clock Mode	I-Bit	CRGINT (SCMIE)	\$C4		
\$FFC2, \$FFC3	Reserved					
\$FFC0, \$FFC1	IIC Bus	I-Bit	IBCR (IBIE)	\$C0		
\$FFBE, \$FFBF		Re	served			
\$FFBC, \$FFBD		Re	served			
\$FFBA, \$FFBB	EEPROM	I-Bit	EECTL (CCIE, CBEIE)	\$BA		
\$FFB8, \$FFB9	FLASH	I-Bit	FCTL (CCIE, CBEIE)	\$B8		
\$FFB6, \$FFB7	CAN0 wake-up	I-Bit	CANORIER (WUPIE)	\$B6		
\$FFB4, \$FFB5	\$FFB5 CAN0 errors I-Bit CAN0RIER (CSCIE, OVRIE)		,	\$B4		
\$FFB2, \$FFB3	CAN0 receive	I-Bit	CANORIER (RXFIE)	\$B2		
\$FFB0, \$FFB1	CAN0 transmit	I-Bit	CAN0TIER (TXEIE[2:0])	\$B0		
\$FFAE, \$FFAF	CAN1 wake-up	I-Bit	CANORIER (WUPIE)	\$AE		
\$FFAC, \$FFAD	CAN1 errors	I-Bit	CAN1RIER (CSCIE, OVRIE)	\$AC		
\$FFAA, \$FFAB	CAN1 receive	I-Bit	CAN1RIER (RXFIE)	\$AA		
\$FFA8, \$FFA9	CAN1 transmit	I-Bit	CAN1TIER (TXEIE[2:0])	\$A8		
\$FF98 to \$FFA7		Re	eserved			
\$FF96, \$FF97 Motor Control Timer Overflow I-Bit MCCTL		MCCTL1 (MCOCIE)	\$96			
\$FF9E to \$FF95	Reserved					
\$FF8C, \$FF8D	PWM Emergency Shutdown	I-Bit	PWMSDN(PWMIE)	\$8C		
\$FF80 to \$FF8B	Reserved					

5.3 Effects of Reset

When a reset occurs, MCU registers and control bits are changed to known start-up states. Refer to the respective module Block User Guides for register reset states.

5.3.1 I/O pins

Refer to the HCS12 Core User Guides for mode dependent pin configuration of port A, B, E and K out of reset.

Refer to the PIM Block User Guide for reset configurations of all peripheral module ports.

NOTE: For devices assembled in 112-pin LQFP packages all non-bonded out pins should be configured as outputs after reset in order to avoid current drawn from floating inputs. Refer to **Table 2-1** for affected pins.

5.3.2 Memory

Refer to **Table 1-1** for locations of the memories depending on the operating mode after reset

The RAM array is not automatically initialized out of reset.

MC9S12H256	Davica I	Isar Guida —	V01	20
1016.9.5 1 / 17.30	INCUICE	1261 (20106 —		. Z U

Section 6 HCS12 Core Block Description

Consult the HCS12 Core User Guide for information about the HCS12 core modules, i.e. central processing unit (CPU), interrupt module (INT), module mapping control module (MMC), multiplexed external bus interface (MEBI), breakpoint module (BKP) and background debug mode module (BDM).

Section 7 Clock and Reset Generator (CRG) Block Description

Consult the CRG Block User Guide for information about the Clock and Reset Generator module.

7.1 Device-specific information

7.1.1 XCLKS

The XCLKS input signal is active high (see 2.3.10 PE7 / FP22 / XCLKS / NOACC — Port E I/O Pin 7).

Section 8 Timer (TIM) Block Description

Consult the TIM_16B8C Block User Guide for information about the Timer module.

Section 9 Analog to Digital Converter (ATD) Block Description

Consult the ATD_10B16C Block User Guide for information about the Analog to Digital Converter module.

Section 10 Inter-IC Bus (IIC) Block Description

Consult the IIC Block User Guide for information about the Inter-IC Bus module.

Section 11 Serial Communications Interface (SCI) Block Description

There are two Serial Communications Interfaces (SCI0 and SCI1) implemented on the MC9S12H256 device and one SCI (SCI0) on MC9S12H128. Consult the SCI Block User Guide for information about each Serial Communications Interface module.

Section 12 Serial Peripheral Interface (SPI) Block Description

Consult the SPI Block User Guide for information about the Serial Peripheral Interface module.

Section 13 Pulse Width Modulator (PWM) Block Description

Consult the PWM 8B6C Block User Guide for information about the Pulse Width Modulator module.

Section 14 Flash EEPROM 256K Block Description

Consult the FTS256K Block User Guide for information about the flash module.

Section 15 EEPROM 4K Block Description

Consult the EETS4K Block User Guide for information about the EEPROM module.

Section 16 RAM Block Description

The RAM module does not contain any control registers. Thus no Block User Guide is available.

This module supports single-cycle misaligned word accesses without wait states.

Section 17 Liquid Crystal Display Driver (LCD) Block Description

Consult the LCD_32F4B Block User Guide for information about the Liquid Crystal Display Driver module.

Section 18 MSCAN Block Description

There are two MSCAN modules (CAN0 and CAN1) implemented on the MC9S12H256 device. Consult the MSCAN Block User Guide for information on each MSCAN.

Section 19 PWM Motor Control (MC) Block Description

Consult the MC_10B12C Block User Guide for information about the PWM Motor Control module.

Section 20 Port Integration Module (PIM) Block Description

Consult the PIM_9H256 Block User Guide for information about the Port Integration Module.

Section 21 Voltage Regulator (VREG) Block Description

Consult the VREG Block User Guide for information about the dual output linear voltage regulator.

21.1 Device-specific information

21.1.1 VREGEN

There is no VREGEN pin implemented on this device.

21.1.2 Modes of Operation

21.1.2.1 Run Mode

VREG enters run mode whenever the CPU is neither in Stop nor in Pseudo Stop mode. Both regulating loops operate in Run mode with full performance.

21.1.2.2 Standby Mode


VREG enters Standby mode when the CPU operates either in Stop or in Pseudo Stop mode. The supply of the core logic as well as the oscillators are derived from two voltage clamps. Standby mode minimizes quiescent current drawn by the voltage regulator block.

21.1.2.3 Shutdown Mode

VREG Shutdown mode is not available on MC9S12H family devices.

21.2 Recommended PCB layout

Figure 21-1 LQFP112 recommended PCB layout






Figure 21-2 LQFP144 recommended PCB layout

Table 21-1 Recommended Components

Component	Purpose	Туре	Value		
C1	VDD1 filter cap	ceramic X7R	100 220nF		
C2	VDDA filter cap	X7R/tantalum	>=100nF		
C3	VDDX2 filter cap	X7R/tantalum	>=100nF		
C4	VDDR filter cap	X7R/tantalum	>=100nF		
C5	VDDM3 filter cap	X7R/tantalum	>=100nF		
C6	VDDM2 filter cap	X7R/tantalum	>=100nF		
C7	VDDM1 filter cap	X7R/tantalum	>=100nF		
C8	VDDX1 filter cap	X7R/tantalum	>=100nF		
C9	VDDPLL filter cap	ceramic X7R	100nF 220nF		
C10	OSC load cap				
C11	OSC load cap				
C12	PLL loop filter cap				
C13	PLL loop filter cap	See CRG Blo	ck User Guide		
C14	DC cutoff cap				
R1	PLL loop filter res				
Q1	Quartz/Resonator				

The PCB must be carefully laid out to ensure proper operation of the voltage regulator as well as of the MCU itself. The following rules must be observed:

- Every supply pair must be decoupled by a ceramic/tantalum capacitor connected as near as possible to the corresponding pins(C1 C9).
- Central point of the ground star should be the VSS1 pin.
- Use low ohmic low inductance connections between VSS1, VSS2, VSSA, VSSX1,2 and VSSM1,2,3.
- VSSPLL must be directly connected to VSS1.
- Keep traces of VSSPLL, EXTAL and XTAL as short as possible and occupied board area for C10, C11, C14 and Q1 as small as possible.
- Do not place other signals or supplies underneath area occupied by C10, C11, C14 and Q1 and the connection area to the MCU.
- Central power input should be fed in at the VDDA/VSSA pins.

Appendix A Electrical Characteristics

A.1 General

This supplement contains the most accurate electrical information for the MC9S12H256 and MC9S12H128 microcontroller available at the time of publication.

This introduction is intended to give an overview on several common topics like power supply, current injection etc.

A.1.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate.

NOTE: This classification is shown in the column labeled "C" in the parameter tables where appropriate.

P:

Those parameters are guaranteed during production testing on each individual device.

C:

Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.

T:

Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.

D:

Those parameters are derived mainly from simulations.

A.1.2 Power Supply

The MC9S12H256 utilizes several pins to supply power to the I/O ports, A/D converter, oscillator and PLL as well as the digital core.

The VDDA, VSSA pair supplies the A/D converter and the resistor ladder of the internal voltage regulator.

The VDDX1/VSSX1 and VDDX2/VSSX2 pairs supply the I/O pins except PH, PU, PV and PW. VDDR supplies the internal voltage regulator.

VDDM1/VSSM1, VDDM2/VSSM2 and VDDM3/VSSM3 pairs supply the ports PH, PU, PV and PW.

MC9S12H256 Device User Guide — V01.20

VDD1, VSS1 and VSS2 are the supply pins for the digital logic, VDDPLL, VSSPLL supply the oscillator and the PLL.

VSS1 and VSS2 are internally connected by metal.

VDDA, VDDX1, VDDX2, VDDM as well as VSSA, VSSX1, VSSX2 and VSSM are connected by anti-parallel diodes for ESD protection.

NOTE: In the following context VDD5 is used for either VDDA, VDDM, VDDR and

VDDX1/2; VSS5 is used for either VSSA, VSSR and VSSX unless otherwise noted. IDD5 denotes the sum of the currents flowing into the VDDA, VDDX1/2, VDDM

and VDDR pins.

VDD is used for VDD1 and VDDPLL, VSS is used for VSS1, VSS2 and VSSPLL. IDD is used for the sum of the currents flowing into VDD1 and VDDPLL.

A.1.3 Pins

There are four groups of functional pins.

A.1.3.1 5V I/O pins

Those I/O pins have a nominal level of 5V. This class of pins is comprised of all port I/O pins, the analog inputs, BKGD and the RESET pins. The internal structure of all those pins is identical, however some of the functionality may be disabled. E.g. for the analog inputs the output drivers, pull-up and pull-down resistors are disabled permanently.

A.1.3.2 Analog Reference

This group is made up by the VRH and VRL pins.

A.1.3.3 Oscillator

The pins XFC, EXTAL, XTAL dedicated to the oscillator have a nominal 2.5V level. They are supplied by VDDPLL.

A.1.3.4 TEST

This pin is used for production testing only.

A.1.4 Current Injection

Power supply must maintain regulation within operating V_{DD5} or V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{in} > V_{DD5}$) is greater than I_{DD5} , the injection current may flow out of VDD5 and could result in external power supply going out of regulation. Ensure external VDD5 load will shunt current greater than maximum injection current. This will be the

greatest risk when the MCU is not consuming power; e.g. if no system clock is present, or if clock rate is very low which would reduce overall power consumption.

A.1.5 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only. A functional operation under or outside those maxima is not guaranteed. Stress beyond those limits may affect the reliability or cause permanent damage of the device.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS5} or V_{DD5}).

Table A-1 Absolute Maximum Ratings¹

Num	Rating	Symbol	Min	Max	Unit
1	I/O, Regulator and Analog Supply Voltage	V_{DD5}	-0.3	6.0	V
2	Digital Logic Supply Voltage ²	V _{DD}	-0.3	3.0	V
3	PLL Supply Voltage ²	V _{DDPLL}	-0.3	3.0	V
4	Voltage difference VDDX1 to VDDX2 to VDDM and VDDA	$\Delta_{ extsf{VDDX}}$	-0.3	0.3	V
5	Voltage difference VSSX to VSSR and VSSA	Δ_{VSSX}	-0.3	0.3	V
6	Digital I/O Input Voltage	V _{IN}	-0.3	6.0	V
7	Analog Reference	V _{RH} , V _{RL}	-0.3	6.0	V
8	XFC, EXTAL, XTAL inputs	V _{ILV}	-0.3	3.0	V
9	TEST input	V _{TEST}	-0.3	10.0	V
10	Instantaneous Maximum Current Single pin limit for all digital I/O pins except PU, PV and PW ³	I _D	-25	+25	mA
11	Instantaneous Maximum Current Single pin limit for Port PU, PV and PW 4	I _D	– 55	+55	mA
12	Instantaneous Maximum Current Single pin limit for XFC, EXTAL, XTAL ⁵	I _{DL}	-25	+25	mA
13	Instantaneous Maximum Current Single pin limit for TEST ⁶	I _{DT}	-0.25	0	mA
14	Storage Temperature Range	T _{stg}	– 65	155	°C

NOTES:

- 1. Beyond absolute maximum ratings device might be damaged.
- 2. The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. The absolute maximum ratings apply when the device is powered from an external source.

 3. All digital I/O pins are internally clamped to V_{SSX1/2} and V_{DDX1/2}, V_{SSM} and V_{DDM} or V_{SSA} and V_{DDA}.

 4. Ports PU, PV, PW are internally clamped to V_{SSM} and V_{DDM}.

- 5. Those pins are internally clamped to V_{SSPLL} and V_{DDPLL} .
 6. This pin is clamped low to V_{SSPLL} , but not clamped high. This pin must be tied low in applications.

A.1.6 ESD Protection and Latch-up Immunity

All ESD testing is in conformity with CDF-AEC-Q100 Stress test qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the Human Body Model (HBM), the Machine Model (MM) and the Charge Device Model.

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table A-2 ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
	Series Resistance	R1	1500	Ω
Liver on Dody	Storage Capacitance	С	100	pF
Human Body	Number of Pulse per pin positive negative	_	- 3 3	
	Series Resistance	R1	0	Ω
Mashina	Storage Capacitance	С	200	pF
Machine	Number of Pulse per pin positive negative	_	- 3 3	
Latch-up	Minimum input voltage limit		-2.5	V
Laton-up	Maximum input voltage limit		7.5	V

Table A-3 ESD and Latch-Up Protection Characteristics

Num	С	Rating	Symbol	Min	Max	Unit
1	С	Human Body Model (HBM)	V _{HBM}	2000	_	V
2	С	Machine Model (MM)	V _{MM}	200	_	V
3	С	Charge Device Model (CDM)	V _{CDM}	500	_	V
4	С	Latch-up Current at T _A = 125°C positive negative	I _{LAT}	+100 -100	-	mA
5	С	Latch-up Current at T _A = 27°C positive negative	I _{LAT}	+200 -200	-	mA

A.1.7 Operating Conditions

This chapter describes the operating conditions of the device. Unless otherwise noted those conditions apply to all the following data.

NOTE: Please refer to the temperature rating of the device (C, V, M) with regards to the ambient temperature T_A and the junction temperature T_J . For power dissipation calculations refer to **Section A.1.8 Power Dissipation and Thermal** Characteristics.

Table A-4 Operating Conditions

Rating	Symbol	Min	Тур	Max	Unit
I/O, Regulator and Analog Supply Voltage	V_{DD5}	4.5	5	5.25	V
Digital Logic Supply Voltage ¹	V_{DD}	2.35	2.5	2.75	V
PLL Supply Voltage ²	V _{DDPLL}	2.35	2.5	2.75	V
Voltage Difference VDDX to VDDR and VDDA	Δ_{VDDX}	-0.1	0	0.1	V
Voltage Difference VSSX to VSSR and VSSA	Δ_{VSSX}	-0.1	0	0.1	V
Oscillator	f _{osc}	0.5	_	16	MHz
Bus Frequency	f _{bus}	0.5	_	16	MHz
MC9S12H256 C , MC9S12H128 C					
Operating Junction Temperature Range	T_J	-40	_	100	°C
Operating Ambient Temperature Range ²	T _A	-40	27	85	°C
MC9S12H256 V , MC9S12H128 V					
Operating Junction Temperature Range	T_J	-40	_	120	°C
Operating Ambient Temperature Range ²	T _A	-40	27	105	°C
MC9S12H256 M , MC9S12H128 M					
Operating Junction Temperature Range	T_J	-40	_	140	°C
Operating Ambient Temperature Range ²	T _A	-40	27	125	°C

NOTES:

A.1.8 Power Dissipation and Thermal Characteristics

Power dissipation and thermal characteristics are closely related. The user must assure that the maximum operating junction temperature is not exceeded. The average chip-junction temperature (T_J) in ${}^{\circ}C$ can be obtained from:

The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. The
absolute maximum ratings apply when this regulator is disabled and the device is powered from an external
source.

^{2.} Please refer to **Section A.1.8 Power Dissipation and Thermal Characteristics** for more details about the relation between ambient temperature T_A and device junction temperature T_J.

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{A} + (\mathsf{P}_\mathsf{D} \bullet \Theta_\mathsf{JA})$$

T_I = Junction Temperature, [°C]

 T_{Δ} = Ambient Temperature, [°C]

P_D = Total Chip Power Dissipation, [W]

 Θ_{IA} = Package Thermal Resistance, [°C/W]

The total power dissipation can be calculated from:

$$P_D = P_{INT} + P_{IO}$$

P_{INT} = Chip Internal Power Dissipation, [W]

$$P_{INT} = I_{DDR} \cdot V_{DDR} + I_{DDA} \cdot V_{DDA}$$

$$P_{IO} = \sum_{i} R_{DSON} \cdot I_{IO_{i}}^{2}$$

P_{IO} is the sum of all output currents on I/O ports associated with VDDX1,2 and VDDM1,2,3.

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Т	Thermal Resistance LQFP112, single sided PCB ²	θ_{JA}	_	_	54	°C/W
2	Т	Thermal Resistance LQFP112, double sided PCB with 2 internal planes ³	θ_{JA}	-	-	41	°C/W
3	Т	Thermal Resistance LQFP 144, single sided PCB	θ_{JA}	_	_	45	°C/W
4	Т	Thermal Resistance LQFP 144, double sided PCB with 2 internal planes	θ_{JA}	_	-	37	°C/W

Table A-5 Thermal Package Characteristics¹

NOTES:

- 1. The values for thermal resistance are achieved by package simulations
- 2. PC Board according to EIA/JEDEC Standard 51-23. PC Board according to EIA/JEDEC Standard 51-7

A.1.9 I/O Characteristics

This section describes the characteristics of all 5V I/O pins. All parameters are not always applicable, e.g. not all pins feature pull up/down resistances.

Table A-6 5V I/O Characteristics

Condit	ions	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Input High Voltage	V _{IH}	0.65*V _{DD5}	-	V _{DD5} + 0.3	V
2	Р	Input Low Voltage	V _{IL}	V _{SS5} - 0.3	_	0.35*V _{DD5}	V
3	С	Input Hysteresis	V _{HYS}		250		mV
4	Р	Input Leakage Current except PU, PV, PW (pins in high impedance input mode) ¹ $V_{in} = V_{DD5}$ or V_{SS5}	I _{in}	-1.0	-	1.0	μΑ
5	Р	Input Leakage Current PU, PV, PW (pins in high impedance input mode) 2 $V_{\rm in}$ = $V_{\rm DD5}$ or $V_{\rm SS5}$	l in	-2.5	ı	2.5	μΑ
6	Р	Output High Voltage (pins in output mode, except PU, PV and PW) $ Partial \ Drive \ I_{OH} = -1.0 mA $ $ Full \ Drive \ I_{OH} = -10 mA $	V _{OH}	V _{DD5} – 0.8	-	-	V
7	Р	Output Low Voltage (pins in output mode except PU, PV and PW) Partial Drive $I_{OL} = +1.0$ mA Full Drive $I_{OL} = +10$ mA	V _{OL}	-	-	0.8	V
8	Р	Output High Voltage (pins PU, PV and PW in output mode) $I_{OH} = -20 \text{mA}$	V _{OH}	V _{DD5} – 0.32	V _{DD5} – 0.2	_	V
9	Р	Output Low Voltage (pins PU, PV and PW in output mode) I _{OL} = +20mA	V _{OL}	_	.2	0.32	V
10	Р	Output Rise Time (pins PU, PV and PW in output mode with slew control enabled) V _{DD5} =5V, R _{load} =1KΩ, 10% to 90% of V _{OH} -40°C, EPP package 25°C, 140°C	t _r	60 60	120 ³ 100	180 ³ 130	ns
11	Р	Output Fall Time (pins PU, PV and PW in output mode with slew control enabled) V_{DD5} =5V, R_{load} =1K Ω , 10% to 90% of V_{OH} -40°C, EPP package 25°C, 140°C	t _f	60 60	120 ³ 100	180 ³ 130	ns
12	Р	Internal Pull Up Device Current, tested at V _{IL} Max.	I _{PUL}	_	_	-130	μА
13	Р	Internal Pull Up Device Current, tested at V _{IH} Min.	I _{PUH}	-10	-	-	μΑ
14	Р	Internal Pull Down Device Current, tested at V _{IH} Min.	I _{PDH}	_	-	130	μΑ
15	Р	Internal Pull Down Device Current, tested at V _{IL} Max.	I _{PDL}	10	_	-	μА

Table A-6 5V I/O Characteristics

Condit	Conditions are shown in Table A-4 unless otherwise noted									
16	D	Input Capacitance	C _{in}		6	_	pF			
17	Т	Injection current ⁴ Single Pin limit Total Device Limit. Sum of all injected currents	I _{ICS}	-2.5 -25	-	2.5 25	mA			
18	Р	Port H, J Interrupt Input Pulse filtered ⁵	t _{PULSE}			3	μs			
19	Р	Port H, J Interrupt Input Pulse passed ⁵	t _{PULSE}	10			μs			

NOTES:

- 1. Maximum leakage current occurs at maximum operating temperature. Current decreases by approximately one-half for each 8 C to 12 C in the temperature range from 50 C to 125 C.
- 2. Maximum leakage current occurs at maximum operating temperature. Current decreases by approximately one-half for each 8 C to 12 C in the temperature range from 50 C to 125 C.
- 3. This only applies to the EPP package, non-EPP packages retain the 100ns typ and 130ns max spec.
- 4. Refer to Section A.1.4 Current Injection, for more details
- 5. Parameter only applies in STOP or Pseudo STOP mode.

A.1.10 Supply Currents

This section describes the current consumption characteristics of the device as well as the conditions for the measurements.

A.1.10.1 Measurement Conditions

All measurements are without output loads. Unless otherwise noted the currents are measured in single chip mode, internal voltage regulator enabled and at 16MHz bus frequency using a 4MHz oscillator in Colpitts mode. Production testing is performed using a square wave signal at the EXTAL input.

A.1.10.2 Additional Remarks

In expanded modes the currents flowing in the system are highly dependent on the load at the address, data and control signals as well as on the duty cycle of those signals. No generally applicable numbers can be

MC9S12H256 Device User Guide — V01.20

given. A very good estimate is to take the single chip currents and add the currents due to the external loads.

Table A-7 Supply Current Characteristics

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Run supply currents Single Chip, Internal regulator enabled	I _{DD5}			65	mA
2	P P	Wait Supply current All modules enabled, PLL on only RTI enabled ¹	I _{DDW}			40 5	mA
3	CPCCPCP	Pseudo Stop Current (RTI and COP disabled) 1, 2 -40°C 27°C 70°C 85°C C Temp Option 100°C 105°C V Temp Option 120°C 125°C M Temp Option 140° C	I _{DDPS}		360 420 760 800 950 1000 1500 1700 2500	520 2000 3300 4800	μА
4	0000000	Pseudo Stop Current (RTI and COP enabled) 1, 2 -40°C 27°C 70°C 85°C 105°C 125°C 140°C	I _{DDPS}		420 480 820 860 1050 1700 2500		μА
5	CPCCPCP	Stop Current ² -40°C 27°C 70°C 85°C C Temp Option 100°C 105°C V Temp Option 120°C 125°C M Temp Option 140°C	I _{DDS}		20 40 200 300 550 700 1200 1400 2200	100 1500 2900 4500	μА

NOTES:

^{1.} PLL off 2. At those low power dissipation levels $T_{\rm J}$ = $T_{\rm A}$ can be assumed

A.2 ATD Characteristics

This section describes the characteristics of the analog to digital converter.

A.2.1 ATD Operating Characteristics

The **Table A-8** shows conditions under which the ATD operates.

The following constraints exist to obtain full-scale, full range results:

 $V_{SSA} \le V_{RL} \le V_{IN} \le V_{RH} \le V_{DDA}$. This constraint exists since the sample buffer amplifier can not drive beyond the power supply levels that it ties to. If the input level goes outside of this range it will effectively be clipped.

Table A-8 ATD Operating Characteristics

Condit	Conditions are shown in Table A-4 unless otherwise noted									
Num	С	Rating	Symbol	Min	Тур	Max	Unit			
1	D	Reference Potential Low High	V _{RL} V _{RH}	V _{SSA} V _{DDA} /2		V _{DDA} /2 V _{DDA}	V			
2	С	Differential Reference Voltage ¹	$V_{RH}-V_{RL}$	4.50	5.00	5.25	V			
3	D	ATD Clock Frequency	f _{ATDCLK}	0.5		2.0	MHz			
4	D	ATD 10-Bit Conversion Period Clock Cycles ² Conv, Time at 2.0MHz ATD Clock f _{ATDCLK}		14 7		28 14	Cycles μs			
5	D	ATD 8-Bit Conversion Period Clock Cycles ² Conv, Time at 2.0MHz ATD Clock f _{ATDCLK}	N _{CONV8} T _{CONV8}	12 6		26 13	Cycles μs			
6	D	Stop Recovery Time (V _{DDA} =5.0 Volts)	t _{SR}			20	μs			
7	Р	Reference Supply current	I _{REF}			0.375	mA			

NOTES:

A.2.2 Factors influencing accuracy

Three factors – source resistance, source capacitance and current injection – have an influence on the accuracy of the ATD.

A.2.2.1 Source Resistance:

Due to the input pin leakage current as specified in **Table A-6** in conjunction with the source resistance there will be a voltage drop from the signal source to the ATD input. The maximum source resistance R_S specifies results in an error of less than 1/2 LSB (2.5mV) at the maximum leakage current. If device or

^{1.} Full accuracy is not guaranteed when differential voltage is less than 4.50V

^{2.} The minimum time assumes a final sample period of 2 ATD clocks cycles while the maximum time assumes a final sample period of 16 ATD clocks.

operating conditions are less than worst case or leakage-induced error is acceptable, larger values of source resistance is allowed.

A.2.2.2 Source Capacitance

When sampling an additional internal capacitor is switched to the input. This can cause a voltage drop due to charge sharing with the external and the pin capacitance. For a maximum sampling error of the input voltage \leq 1LSB, then the external filter capacitor, $C_f \geq$ 1024 * $(C_{INS} - C_{INN})$.

A.2.2.3 Current Injection

There are two cases to consider.

- 1. A current is injected into the channel being converted. The channel being stressed has conversion values of \$3FF (\$FF in 8-bit mode) for analog inputs greater than V_{RH} and \$000 for values less than V_{RL} unless the current is higher than specified as disruptive condition.
- Current is injected into pins in the neighborhood of the channel being converted. A portion of this current is picked up by the channel (coupling ratio K), This additional current impacts the accuracy of the conversion depending on the source resistance.
 The additional input voltage error on the converted channel can be calculated as V_{ERR} = K * R_S *

The additional input voltage error on the converted channel can be calculated as $V_{ERR} = K * R_S * I_{INJ}$, with I_{INJ} being the sum of the currents injected into the two pins adjacent to the converted channel.

Table A-9 ATD Electrical Characteristics

Condit	Conditions are shown in Table A-4 unless otherwise noted								
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	С	Max input Source Resistance	R _S	_	_	1	ΚΩ		
2	Т	Total Input Capacitance Non Sampling Sampling	C _{INN} C _{INS}			10 22	pF		
3	С	Disruptive Analog Input Current	I _{NA}	-2.5		2.5	mA		
4	С	Coupling Ratio positive current injection	K _p			10 ⁻⁴	A/A		
5	С	Coupling Ratio negative current injection	K _n			10 ⁻²	A/A		

A.2.3 ATD accuracy

Table A-10 specifies the ATD conversion performance excluding any errors due to current injection, input capacitance and source resistance.

Table A-10 ATD Conversion Performance

Conditions are shown in **Table A-4** unless otherwise noted

 $V_{REF} = V_{RH} - V_{RL} = 5.12V$. Resulting to one 8 bit count = 20mV and one 10 bit count = 5mV

 $f_{ATDCIK} = 2.0MHz$

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	10-Bit Resolution	LSB		5		mV
2	Р	10-Bit Differential Nonlinearity	DNL	-1		1	Counts
3	Р	10-Bit Integral Nonlinearity	INL	-2.5	±1.5	2.5	Counts
4	Р	10-Bit Absolute Error ¹	AE	-3	±2.0	3	Counts
5	Р	8-Bit Resolution	LSB		20		mV
6	Р	8-Bit Differential Nonlinearity	DNL	-0.5		0.5	Counts
7	Р	8-Bit Integral Nonlinearity	INL	-1.0	±0.5	1.0	Counts
8	Р	8-Bit Absolute Error ¹	AE	-1.5	±1.0	1.5	Counts

NOTES:

For the following definitions see also **Figure A-1**.

Differential Non-Linearity (DNL) is defined as the difference between two adjacent switching steps.

$$DNL(i) = \frac{V_i - V_{i-1}}{1LSB} - 1$$

The Integral Non-Linearity (INL) is defined as the sum of all DNLs:

$$INL(n) = \sum_{i=1}^{n} DNL(i) = \frac{V_n - V_0}{1LSB} - n$$

^{1.} These values include the quantization error which is inherently 1/2 count for any A/D converter.




Figure A-1 ATD Accuracy Definitions

NOTE: Figure A-1 shows only definitions, for specification values refer to Table A-10.

A.3 NVM, Flash and EEPROM

NOTE: Unless otherwise noted the abbreviation NVM (Non Volatile Memory) is used for both Flash and EEPROM.

A.3.1 NVM timing

The time base for all NVM program or erase operations is derived from the oscillator. A minimum oscillator frequency f_{NVMOSC} is required for performing program or erase operations. The NVM modules do not have any means to monitor the frequency and will not prevent program or erase operation at frequencies above or below the specified minimum. Attempting to program or erase the NVM modules at a lower frequency a full program or erase transition is not assured.

The Flash and EEPROM program and erase operations are timed using a clock derived from the oscillator using the FCLKDIV and ECLKDIV registers respectively. The frequency of this clock must be set within the limits specified as f_{NVMOP}.

The minimum program and erase times shown in **Table A-11** are calculated for maximum f_{NVMOP} and maximum f_{bus} . The maximum times are calculated for minimum f_{NVMOP} and a f_{bus} of 2MHz.

A.3.1.1 Single Word Programming

The programming time for single word programming is dependant on the bus frequency as a well as on the frequency f_{NVMOP} and can be calculated according to the following formula.

$$t_{swpgm} = 9 \cdot \frac{1}{f_{NVMOP}} + 25 \cdot \frac{1}{f_{bus}}$$

A.3.1.2 Burst Programming

This applies only to the Flash where up to 32 words in a row can be programmed consecutively using burst programming by keeping the command pipeline filled. The time to program a consecutive word can be calculated as:

$$t_{bwpgm} = 4 \cdot \frac{1}{f_{NVMOP}} + 9 \cdot \frac{1}{f_{bus}}$$

The time to program a whole row is:

$$t_{brpqm} = t_{swpqm} + 31 \cdot t_{bwpqm}$$

Burst programming is more than 2 times faster than single word programming.

A.3.1.3 Sector Erase

Erasing a 512 byte Flash sector or a 4 byte EEPROM sector takes:

$$t_{era} \approx 4000 \cdot \frac{1}{f_{NVMOP}}$$

The setup time can be ignored for this operation.

A.3.1.4 Mass Erase

Erasing a NVM block takes:

$$t_{mass} \approx 20000 \cdot \frac{1}{f_{NVMOP}}$$

The setup time can be ignored for this operation.

Table A-11 NVM Timing Characteristics

Conditions are shown in Table A-4 unless otherwise noted									
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	D	External Oscillator Clock	f _{NVMOSC}	0.5		32 ¹	MHz		
2	D	Bus frequency for Programming or Erase Operations	f _{NVMBUS}	1			MHz		
3	D	Operating Frequency	f _{NVMOP}	150		200	kHz		
4	Р	Single Word Programming Time	t _{swpgm}	46 ²		74.5 ³	μs		
5	D	Flash Burst Programming consecutive word ⁴	t _{bwpgm}	20.4 ²		31 ³	μs		
6	D	Flash Burst Programming Time for 32 Words ⁴	t _{brpgm}	678.4 ²		1035.5 ³	μs		
7	Р	Sector Erase Time	t _{era}	20 ⁵		26.7 ³	ms		
8	Р	Mass Erase Time	t _{mass}	100 ⁵		133 ³	ms		

NOTES:

- 1. Restrictions for oscillator in crystal mode apply!
- 2. Minimum Programming times are achieved under maximum NVM operating frequency f_{NVMOP} and maximum bus frequency f_{bus} .
- 3. Maximum Erase and Programming times are achieved under particular combinations of f_{NVMOP} and bus frequency f_{bus}. Refer to formulae in Sections **A.3.1.1 A.3.1.4** for guidance.
- 4. urst Programming operations are not applicable to EEPROM
- 5. Minimum Erase times are achieved under maximum NVM operating frequency f_{NVMOP}.

A.3.2 NVM Reliability

The reliability of the NVM blocks is guaranteed by stress test during qualification, constant process monitors and burn-in to screen early life failures.

The failure rates for data retention and program/erase cycling are specified at the operating conditions noted.

The program/erase cycle count on the sector is incremented every time a sector or mass erase event is executed.

Table A-12 NVM Reliability Characteristics

Condi	Conditions are shown in Table A-4 unless otherwise noted							
Num	С	Rating	Cycles	Data Retention Lifetime	Unit			
1	С	Flash/EEPROM (-40°C to +125°C)	10	15	Years			
2	С	EEPROM (-40°C to +125°C)	10,000	5	Years			

NOTE: Flash cycling performance is 10 cycles at -40°C to +125°C. Data retention is specified for 15 years.

NOTE: EEPROM cycling performance is 10K cycles at -40°C to 125°C. Data retention is specified for 5 years on words after cycling 10K times. However if only 10 cycles are executed on a word the data retention is specified for 15 years.

MC9S12H256	Dovico	Hear	Guido -	_ \/∩1	20
いしゅう しょうこうり	11641636	USEL	Guide —	– vui	. ZU

A.4 Reset, Oscillator and PLL

This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and Phase-Locked-Loop (PLL).

A.4.1 Startup

Table A-13 summarizes several startup characteristics explained in this section. Detailed description of the startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.

Table A-13 Startup Characteristics

Conditions are shown in Table A-4 unless otherwise noted								
Num	С	Rating	Symbol	Min	Тур	Max	Unit	
1	Т	POR release level	V _{PORR}			2.07	V	
2	Т	POR assert level	V _{PORA}	0.97			V	
3	D	Reset input pulse width, minimum input time	PW _{RSTL}	2			t _{osc}	
4	D	Startup from Reset	n _{RST}	192		196	n _{osc}	
5	D	Interrupt pulse width, IRQ edge-sensitive mode	PW _{IRQ}	20			ns	
6	D	Wait recovery startup time	t _{WRS}			14	t _{cyc}	

A.4.1.1 POR

The release level V_{PORR} and the assert level V_{PORA} are derived from the VDD supply. They are also valid if the device is powered externally. After releasing the POR reset the oscillator and the clock quality check are started. If after a time t_{CQOUT} no valid oscillation is detected, the MCU will start using the internal self clock. The fastest startup time possible is given by n_{uposc} .

A.4.1.2 SRAM Data Retention

Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing code when VDD5 is out of specification limits, the SRAM contents integrity is guaranteed if after the reset the PORF bit in the CRG Flags Register has not been set.

A.4.1.3 External Reset

When external reset is asserted for a time greater than PW_{RSTL} the CRG module generates an internal reset, and the CPU starts fetching the reset vector without doing a clock quality check, if there was an oscillation before reset.

A.4.1.4 Stop Recovery

Out of STOP the controller can be woken up by an external interrupt. A clock quality check as after POR is performed before releasing the clocks to the system.

A.4.1.5 Pseudo Stop and Wait Recovery

The recovery from Pseudo STOP and Wait are essentially the same since the oscillator was not stopped in both modes. The controller can be woken up by internal or external interrupts. After t_{wrs} the CPU starts fetching the interrupt vector.

A.4.2 Oscillator

The device features an internal Colpitts oscillator. By asserting the XCLKS input during reset this oscillator can be bypassed allowing the input of a square wave. Before asserting the oscillator to the internal system clocks the quality of the oscillation is checked for each start from either power-on, STOP or oscillator fail. t_{CQOUT} specifies the maximum time before switching to the internal self clock mode after POR or STOP if a proper oscillation is not detected. The quality check also determines the minimum oscillator start-up time t_{UPOSC} . The device also features a clock monitor. A Clock Monitor Failure is asserted if the frequency of the incoming clock signal is below the Assert Frequency t_{CMFA} .

Table A-14 Oscillator Characteristics

Condit	tions	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	С	Crystal oscillator range	fosc	0.5		16	MHz
2	Р	Startup Current	iosc	100			μА
3	D	Oscillator start-up time from POR or STOP	n _{UPOSC}	4100			cyc _{OSC}
4	С	Oscillator start-up time	t _{UPOSC}		8 ¹	100 ²	ms
5	D	Clock Quality check time-out	t _{CQOUT}	0.45		2.5	s
6	Р	Clock Monitor Failure Assert Frequency	f _{CMFA}	50	100	200	KHz
7	Р	External square wave input frequency ³	f _{EXT}	0.5		32	MHz
8	D	External square wave pulse width low	t _{EXTL}	15			ns
9	D	External square wave pulse width high	t _{EXTH}	15			ns
10	D	External square wave rise time	t _{EXTR}			1	ns
11	D	External square wave fall time	t _{EXTF}			1	ns
12	D	Input Capacitance EXTAL pin	C _{IN}		9		pF
13	D	Input Capacitance XTAL pin	C _{IN}		13		pF
14	С	DC Operating Bias in Colpitts Configuration on EXTAL Pin	V _{DCBIAS}		1.1		V

NOTES:

^{1.} $f_{osc} = 4MHz$, C = 22pF.

^{2.} Maximum value is for extreme cases using high Q, low frequency crystals

A.4.3 Phase Locked Loop

The oscillator provides the reference clock for the PLL. The PLL's Voltage Controlled Oscillator (VCO) is also the system clock source in self clock mode.

A.4.3.1 XFC Component Selection

This section describes the selection of the XFC components to achieve a good filter characteristics.




Figure A-2 Basic PLL functional diagram

The following procedure can be used to calculate the resistance and capacitance values using typical values for K_1 , f_1 and i_{ch} from **Table A-15**.

The VCO Gain at the desired VCO output frequency is approximated by:

$$K_V = K_1 \cdot e^{\frac{(f_1 - f_{vco})}{K_1 \cdot 1V}}$$

The phase detector relationship is given by:

$$K_{\Phi} = i_{ch} \cdot K_{V}$$

i_{ch} is the current in tracking mode.

The loop bandwidth f_C should be chosen to fulfill the Gardner's stability criteria by <u>at least</u> a factor of 10, typical values are 50. $\zeta = 0.9$ ensures a good transient response.

$$f_C < \frac{2 \cdot \zeta \cdot f_{ref}}{\pi \cdot \left(\zeta + \sqrt{1 + \zeta^2}\right)} \frac{1}{50} \rightarrow f_C < \frac{f_{ref}}{4 \cdot 50}; (\zeta = 0.9)$$

And finally the frequency relationship is defined as

$$n = \frac{f_{VCO}}{f_{ref}} = 2 \cdot (synr + 1)$$

With the above inputs the resistance can be calculated as:

$$R = \frac{2 \cdot \pi \cdot n \cdot f_C}{K_{\Phi}}$$

The capacitance C_s can now be calculated as:

$$C_s = \frac{2 \cdot \zeta^2}{\pi \cdot f_C \cdot R} \approx \frac{0.516}{f_C \cdot R}; (\zeta = 0.9)$$

The capacitance C_p should be chosen in the range of:

$$C_s/20 \le C_p \le C_s/10$$

The stabilization delays shown in **Table A-15** are dependant on PLL operational settings and external component selection (e.g. crystal, XFC filter).

A.4.3.2 Jitter Information

The basic functionality of the PLL is shown in **Figure A-2**. With each transition of the clock f_{cmp} , the deviation from the reference clock f_{ref} is measured and input voltage to the VCO is adjusted accordingly. The adjustment is done continuously with no abrupt changes in the clock output frequency. Noise, voltage, temperature and other factors cause slight variations in the control loop resulting in a clock jitter. This jitter affects the real minimum and maximum clock periods as illustrated in **Figure A-3**.




Figure A-3 Jitter Definitions

The relative deviation of t_{nom} is at its maximum for one clock period, and decreases towards zero for larger number of clock periods (N).

Defining the jitter as:

$$J(N) = \max \left(\left| 1 - \frac{t_{max}(N)}{N \cdot t_{nom}} \right|, \left| 1 - \frac{t_{min}(N)}{N \cdot t_{nom}} \right| \right)$$

For N < 100, the following equation is a good fit for the maximum jitter:

$$J(N) = \frac{j_1}{\sqrt{N}} + j_2$$




Figure A-4 Maximum bus clock jitter approximation

MC9S12H256 Device User Guide — V01.20

This is very important to notice with respect to timers, serial modules where a pre-scaler will eliminate the effect of the jitter to a large extent.

Table A-15 PLL Characteristics

Condit	ions	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Self Clock Mode frequency	f _{SCM}	1		5.5	MHz
2	D	VCO locking range	f _{VCO}	8		32	MHz
3	D	Lock Detector transition from Acquisition to Tracking mode	Δ _{trk}	3		4	% ¹
4	D	Lock Detection	$ \Delta_{Lock} $	0		1.5	% ¹
5	D	Un-Lock Detection	$ \Delta_{unl} $	0.5		2.5	% ¹
6	D	Lock Detector transition from Tracking to Acquisition mode	$ \Delta_{unt} $	6		8	% ¹
7	С	PLLON Total Stabilization delay (Auto Mode) ²	t _{stab}		0.5		ms
8	D	PLLON Acquisition mode stabilization delay ²	t _{acq}		0.3		ms
9	D	PLLON Tracking mode stabilization delay ²	t _{al}		0.2		ms
10	Р	Fitting parameter VCO loop gain ³	K ₁		-120	-224	MHz/V
11	D	Fitting parameter VCO loop frequency	f ₁		75		MHz
12	Р	Charge pump current acquisition mode	i _{ch}	20	38.5	60	μА
13	Р	Charge pump current tracking mode	i _{ch}	2	3.5	6	μА
14	С	Jitter fit parameter 1 ²	j ₁			1.1	%
15	С	Jitter fit parameter 2 ²	j ₂			0.13	%

^{1. %} deviation from target frequency 2. f_{REF} = 4MHz, f_{BUS} = 16MHz equivalent f_{VCO} = 32MHz: REFDV = #\$03, SYNR = #\$0F, Cs = 4.7nF, Cp = 470pF, Rs = 10K Ω . 3. K_1 is measured with V_{XFC} = 1.4V and V_{XFC} = 1.7V @ VDD5 = 5.25V

A.5 MSCAN

Table A-16 MSCAN Wake-up Pulse Characteristics


Condit	tions	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	MSCAN Wake-up dominant pulse filtered	t _{WUP}			2	μs
2	Р	MSCAN Wake-up dominant pulse pass	t _{WUP}	5			μs

MC9S12H256	Davica I	lear Guida —	V/01	20
いいしゅう レフロノつり	Device	user Guine —	VUI	-/1

A.6 SPI

A.6.1 Master Mode


Figure A-5 and Figure A-6 illustrate the master mode timing. Timing values are shown in Table A-17.



^{1.} If configured as output.

Figure A-5 SPI Master Timing (CPHA = 0)

^{2.} LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



- 1. If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure A-6 SPI Master Timing (CPHA =1)

Table A-17 SPI Master Mode Timing Characteristics¹

Condit	Conditions are shown in Table A-4 unless otherwise noted, C _{LOAD} = 200pF on all outputs								
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	Р	Operating Frequency	f _{op}	DC		1/4	f _{bus}		
1	Р	SCK Period t _{sck} = 1./f _{op}	t _{sck}	4		2048	t _{bus}		
2	D	Enable Lead Time	t _{lead}	1/2		_	t _{sck}		
3	D	Enable Lag Time	t _{lag}	1/2			t _{sck}		
4	D	Clock (SCK) High or Low Time	t _{wsck}	t _{bus} – 30		1024 t _{bus}	ns		
5	D	Data Setup Time (Inputs)	t _{su}	25			ns		
6	D	Data Hold Time (Inputs)	t _{hi}	0			ns		
9	D	Data Valid (after SCK Edge)	t _v			25	ns		
10	D	Data Hold Time (Outputs)	t _{ho}	0			ns		
11	D	Rise Time Inputs and Outputs	t _r			25	ns		
12	D	Fall Time Inputs and Outputs	t _f			25	ns		

^{1.} The numbers 7, 8 in the column labeled "Num" are missing. This has been done on purpose to be consistent between the Master and the Slave timing shown in **Table A-18**.

A.6.2 Slave Mode

Figure A-7 and Figure A-8 illustrate the slave mode timing. Timing values are shown in Table A-18.




Figure A-7 SPI Slave Timing (CPHA = 0)




Figure A-8 SPI Slave Timing (CPHA =1)

Table A-18 SPI Slave Mode Timing Characteristics

Condit	Conditions are shown in Table A-4 unless otherwise noted, CLOAD = 200pF on all outputs								
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	Р	Operating Frequency	f _{op}	DC		1/4	f _{bus}		
1	Р	SCK Period t _{SCk} = 1./f _{op}	t _{sck}	4		2048	t _{bus}		
2	D	Enable Lead Time	t _{lead}	1			t _{cyc}		
3	D	Enable Lag Time	t _{lag}	1			t _{cyc}		
4	D	Clock (SCK) High or Low Time	t _{wsck}	t _{cyc} - 30			ns		
5	D	Data Setup Time (Inputs)	t _{su}	25			ns		
6	D	Data Hold Time (Inputs)	t _{hi}	25			ns		
7	D	Slave Access Time	t _a			1	t _{cyc}		
8	D	Slave MISO Disable Time	t _{dis}			1	t _{cyc}		
9	D	Data Valid (after SCK Edge)	t _v			25	ns		
10	D	Data Hold Time (Outputs)	t _{ho}	0			ns		
11	D	Rise Time Inputs and Outputs	t _r			25	ns		
12	D	Fall Time Inputs and Outputs	t _f			25	ns		

A.7 LCD_32F4B

Table A.7-19 LCD_32F4B Driver Electrical Characteristics

Characteristic	Symbol	Min.	Тур.	Max.	Unit
LCD Supply Voltage	VLCD	-0.25	-	VDDX + 0.25	V
LCD Output Impedance(BP[3:0],FP[31:0]) for outputs to charge to higher voltage level or to GND ¹	Z _{BP/FP}	-	-	5.0	kOhm
LCD Output Current (BP[3:0],FP[31:0]) for outputs to discharge to lower voltage level except GND ²	I _{BP/FP}	50	-	-	uA

- Outputs measured one at a time, low impedance voltage source connected to the VLCD pin.
 Outputs measured one at a time, low impedance voltage source connected to the VLCD pin.

A.8 External Bus Timing

A timing diagram of the external multiplexed-bus is illustrated in **Figure A-9** with the actual timing values shown on table **Table A-20**. All major bus signals are included in the diagram. While both a data write and data read cycle are shown, only one or the other would occur on a particular bus cycle.

A.8.1 General Muxed Bus Timing

The expanded bus timings are highly dependent on the load conditions. The timing parameters shown assume a balanced load across all outputs.




Figure A-9 General External Bus Timing

Table A-20 Expanded Bus Timing Characteristics

Condit	ions	s are shown in Table A-4 unless otherwise noted, C_{L}	_{OAD} = 50pF				
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Frequency of operation (E-clock)	f _o	0		16.0	MHz
2	Р	Cycle time	t _{cyc}	62.5			ns
3	D	Pulse width, E low	PW _{EL}	30			ns
4	D	Pulse width, E high ¹	PW _{EH}	30			ns
5	D	Address delay time	t _{AD}			8	ns
6	D	Address valid time to E rise (PW _{EL} -t _{AD})	t _{AV}	22			ns
7	D	Muxed address hold time	t _{MAH}	2			ns
8	D	Address hold to data valid	t _{AHDS}	7			ns
9	D	Data hold to address	t _{DHA}	2			ns
10	D	Read data setup time	t _{DSR}	24			ns
11	D	Read data hold time	t _{DHR}	0			ns
12	D	Write data delay time	t _{DDW}			7	ns
13	D	Write data hold time	t _{DHW}	2			ns
14	D	Write data setup time ¹ (PW _{EH} -t _{DDW})	t _{DSW}	23			ns
15	D	Address access time ¹ (t _{cyc} -t _{AD} -t _{DSR})	t _{ACCA}	30			ns
16	D	E high access time ¹ (PW _{EH} -t _{DSR})	t _{ACCE}	6			ns
17	D	Non-multiplexed address delay time	t _{NAD}			6	ns
18	D	Non-muxed address valid to E rise (PW _{EL} -t _{NAD})	t _{NAV}	26			ns
19	D	Non-multiplexed address hold time	t _{NAH}	2			ns
20	D	Chip select delay time	t _{CSD}			6 + t _{cyc} /4	ns
21	D	Chip select access time ¹ (t _{cyc} -t _{CSD} -t _{DSR})	t _{ACCS}	t _{cyc} /4 – 2			ns
22	D	Chip select hold time	t _{CSH}	2			ns
23	D	Chip select negated time	t _{CSN}	8			ns
24	D	Read/write delay time	t _{RWD}			7	ns
25	D	Read/write valid time to E rise (PW _{EL} -t _{RWD})	t _{RWV}	25			ns
26	D	Read/write hold time	t _{RWH}	2			ns
27	D	Low strobe delay time	t _{LSD}			7	ns
28	D	Low strobe valid time to E rise (PW _{EL} -t _{LSD})	t _{LSV}	25			ns
29	D	Low strobe hold time	t _{LSH}	2			ns
30	D	NOACC strobe delay time	t _{NOD}			7	ns
31	D	NOACC valid time to E rise (PW _{EL} -t _{NOD})	t _{NOV}	25			ns

Table A-20 Expanded Bus Timing Characteristics

Condit	Conditions are shown in Table A-4 unless otherwise noted, C _{LOAD} = 50pF								
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
32	D	NOACC hold time	t _{NOH}	2			ns		
33	D	IPIPO[1:0] delay time	t _{P0D}	2		7	ns		
34	D	IPIPO[1:0] valid time to E rise (PW _{EL} -t _{P0D})	t _{P0V}	22			ns		
35	D	IPIPO[1:0] delay time ¹ (PW _{EH} -t _{P1V})	t _{P1D}	2		25	ns		
36	D	IPIPO[1:0] valid time to E fall	t _{P1V}	22			ns		

^{1.} Affected by clock stretch: add N x t_{cyc} where N=0,1,2 or 3, depending on the number of clock stretches.

Appendix B Package Information

B.1 General

This section provides the physical dimensions of the MC9S12H256 and MC9S12H128 packages.

B.2 112-pin LQFP package




Figure B-1 112-pin LQFP mechanical dimensions (case no. 987)

B.3 144-pin LQFP package




Figure B-2 144-pin LQFP mechanical dimensions (case no. 918-03)

User Guide End Sheet

How to Reach Us:

Home Page:

www.freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 1-800-521-6274 or 480-768-2130

Europe, Middle East, and Africa:

+44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French)

Japan:

Freescale Semiconductor Japan Ltd. Technical Information Center 3-20-1, Minami-Azabu, Minato-ku Tokyo 106-0047, Japan 0120-191014 or +81-3-3440-3569

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong 852-26668334

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140

Fax: 303-675-2150

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application. Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005,2006,2007. All rights reserved.