











SN74LVC3G34

SCES366L - AUGUST 2001-REVISED OCTOBER 2015

# SN74LVC3G34 Triple Buffer Gate

#### **Features**

- Available in the Texas Instruments NanoFree™ Package
- Supports 5.5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4.1 ns at 3.3 V
- Low Power Consumption, 10-μA Maximum I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at  $V_{CC} = 3.3$  V,  $T_A = 25$ °C
- $I_{\text{off}}$  Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Can Be Used as a Down Translator to Translate Inputs From a Maximum of 5.5 V Down to the V<sub>CC</sub>
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# Applications

- **AV Receivers**
- Audio Docks: Portable
- Blu-ray Players and Home Theaters
- **DVD Recorders and Players**
- **Embedded PCs**
- MP3 Players and Recorders (Portable Audio)
- Personal Digital Assistant (PDA)
- Power: Telecom/Server AC/DC Supply: Single Controller: Analog and Digital
- Solid-State Drive (SSD): Client and Enterprise
- TV: LCD/Digital and High-Definition (HDTV)
- Tablets: Enterprise
- Video Analytics: Servers
- Wireless Headsets, Keyboards, and Mice

# 3 Description

The SN74LVC3G34 device is a triple buffer gate designed for 1.65-V to 5.5-V  $V_{\text{CC}}$  operation. The SN74LVC3G34 device performs the Boolean function Y = A in positive logic.

NanoFree package technology is breakthrough in IC packaging concepts, using the die as the package.


This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVC3G34DCT	SM8 (8)	2.95 mm × 2.80 mm
SN74LVC3G34DCU	VSSOP (8)	2.30 mm × 2.00 mm
SN74LVC3G34YZP	DSBGA (8)	1.91 mm × 0.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Schematic





# **Table of Contents**

1	Features 1		8.2 Functional Block Diagram
2	Applications 1		8.3 Feature Description
3	Description 1		8.4 Device Functional Modes
4	Revision History2	9	Application and Implementation
5	Pin Configuration and Functions3		9.1 Application Information
6	Specifications3		9.2 Typical Application
Ū	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations 10
	6.2 ESD Ratings	11	Layout10
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines 1
	6.4 Thermal Information		11.2 Layout Example 1
	6.5 Electrical Characteristics	12	Device and Documentation Support 1
	6.6 Switching Characteristics		12.1 Documentation Support 1
	6.7 Operating Characteristics 5		12.2 Community Resources
	6.8 Typical Characteristics		12.3 Trademarks 1
7	Parameter Measurement Information		12.4 Electrostatic Discharge Caution 1
8	Detailed Description 8		12.5 Glossary 1
Ū	8.1 Overview	13	Mechanical, Packaging, and Orderable Information 1

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Updated document to new TI data sheet format.     Removed <i>Ordering Information</i> table.      Updated <i>Features</i> section.	Page	
•	Updated document to new TI data sheet format	1
•	Removed Ordering Information table.	1
•	Updated Features section	1
•	Updated operating temperature range.	4

## Changes from Revision K (November 2013) to Revision L

Page

- Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal
  Information table, Typical Characteristics section, Feature Description section, Device Functional Modes,
  Application and Implementation section, Power Supply Recommendations section, Layout section, Device and
  Documentation Support section, and Mechanical, Packaging, and Orderable Information section
- Deleted part number from Switching Characteristics table headers.

   Deleted part number from Switching Characteristics table headers.

  5



# Pin Configuration and Functions



YZP Package 8-Pin DSBGA **Bottom View** 

GND	0450	2Y
2A	O3 6O	ЗА
3Y	0270	1Y
1A	O18O	Vcc

# Pin Functions<sup>(1)</sup>

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
1A	1	I	Buffer Input 1	
1Y	7	0	Buffer Output 1	
2A	3	I	Buffer Input 2	
2Y	5	0	Buffer Output 2	
3A	6	I	Buffer Input 3	
3Y	2	0	Buffer Output 3	
GND	4	_	Ground pin	
V <sub>CC</sub>	8	_	Power pin	

<sup>(1)</sup> See mechanical drawings for dimensions

# **Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	6.5	٧
VI	Input voltage <sup>(2)</sup>		-0.5	6.5	٧
Vo	Voltage applied to any output in the	high-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	٧
$V_{O}$	Voltage applied to any output in the	high or low state (2)(3)	-0.5	$V_{CC} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		<b>–</b> 50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>–</b> 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or	GND		±100	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.



# 6.2 ESD Ratings

				VALUE	UNIT	
		Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	2500		
١	$V_{(ESD)}$	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	1500	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V	Cupalitana	Operating	1.65	5.5	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
.,	Library Laure Committee on the committee on the committee of the committee	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		.,
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	2		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	1.65 1.5 0.65 × V <sub>CC</sub> 1.7 2 0.7 × V <sub>CC</sub> 0.3		
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	
.,	Landard Sandard Barra	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	.,
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		0.3 × V <sub>CC</sub>	
VI	Input voltage	•	0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
	Low-level input voltage  Low-level input voltage  Input voltage Output voltage  High-level output current  Low-level output current	V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	
I <sub>OH</sub>		vel output current		-16	mA
		$V_{CC} = 3 V$	1.5 0.65 × V <sub>CC</sub> 1.7 2 0.7 × V <sub>CC</sub> 0.35 × V  0 0 0 0	-24	
		V <sub>CC</sub> = 4.5 V		1.65 5.5  1.5  0.65 × V <sub>CC</sub> 1.7  2  0.7 × V <sub>CC</sub> 0.35 × V <sub>CC</sub> 0.7  0.8  0.9  0.9  0.9  0.9  0.9  0.9  0.9	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
I <sub>OL</sub>	Low-level input voltage  Input voltage Output voltage High-level output current  Low-level output current	V 2V		16	mA
		V <sub>CC</sub> = 3 V		24	
	Low-level input voltage  Input voltage Output voltage  High-level output current  Low-level output current  Input transition rise or fall rate	V <sub>CC</sub> = 4.5 V		32	
		V <sub>CC</sub> = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V		10	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5	
т	Operating free six temperature	DCT, DCU Package	-40	125	°C
T <sub>A</sub>	Operating free-air temperature	YZP Package	-40	85	J
L			.0		<u> </u>

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

#### 6.4 Thermal Information

			SN74LVC3G34		
THERMAL METRIC <sup>(1)</sup>		DCT (SM8)	DCU (VSSOP)	YZP (DSBGA)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	220	227	140	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



# 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	AX	UNIT
	$I_{OH} = -100 \ \mu A$		1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
V	$I_{OH} = -8 \text{ mA}$	$I_{OH} = -8 \text{ mA}$		1.9			
V <sub>OH</sub>	$I_{OH} = -16 \text{ mA}$		3 V	2.4			V
	$I_{OH} = -24 \text{ mA}$	$I_{OH} = -24 \text{ mA}$		2.3			
	$I_{OH} = -32 \text{ mA}$		4.5 V	3.8			
	I <sub>OL</sub> = 100 μA		1.65 V to 5.5 V			0.1	
	I <sub>OL</sub> = 4 mA		1.65 V		(	.45	
	I <sub>OL</sub> = 8 mA		2.3 V			0.3	
	I <sub>OL</sub> = 16 mA	<sub>L</sub> = 16 mA				0.4	
V <sub>OL</sub>	1 24 mA	T <sub>A</sub> = -40°C to 85°C	3 V		(	.55	V
	I <sub>OL</sub> = 24 mA	T <sub>A</sub> = -40°C to 125°C	3 V		(	.75	
		T <sub>A</sub> = -40°C to 85°C			(	.55	
	I <sub>OL</sub> = 32 mA	$T_A = -40^{\circ}C$ to 125°C	4.5 V		(	.75	
I <sub>I</sub> A inputs	V <sub>I</sub> = 5.5 V or GND	·	0 to 5.5 V			±5	μΑ
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$	$V_1$ or $V_0 = 5.5 \text{ V}$				±10	μΑ
I <sub>cc</sub>	V <sub>I</sub> = 5.5 V or GND,	$V_i = 5.5 \text{ V or GND}, \qquad I_O = 0$				10	μΑ
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6 V Other inputs at V <sub>CC</sub> or G	/, GND	3 V to 5.5 V			500	μΑ
Cı	V <sub>I</sub> = V <sub>CC</sub> or GND	T <sub>A</sub> = -40°C to 85°C	3.3 V		3.5		pF

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OPERATING FREE-AIR TEMPERATURE $(T_A)$	V <sub>cc</sub>	MIN	MAX	UNIT
				V <sub>CC</sub> = 1.8 V ± 0.15 V	3.2	7.9	
t <sub>pd</sub>	Α	V	-40°C to 85°C	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	4.4	ns
	A	Y		V <sub>CC</sub> = 3.3 V ± 0.3 V	1.4	4.1	
				$V_{CC} = 5 V \pm 0.5 V$	1.1	3.2	
	A Y		V <sub>CC</sub> = 1.8 V ± 0.15 V	3.2	8.9		
t <sub>pd</sub>		A Y	-40°C to 125°C	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	5.4	ns
				V <sub>CC</sub> = 3.3 V ± 0.3 V	1.4	5.1	
				V <sub>CC</sub> = 5 V ± 0.5 V	1.1	3.8	


# 6.7 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
		f = 10 MHz	V <sub>CC</sub> = 1.8 V	19	
	Dower discipation conscitance		V <sub>CC</sub> = 2.5 V	19	
Cpd	C <sub>pd</sub> Power dissipation capacitance		V <sub>CC</sub> = 3.3 V	19	pF
			V <sub>CC</sub> = 5 V	21	




# 6.8 Typical Characteristics






# 7 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	<b>V</b> <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

L	OA	D	CI	R	CI	IJI	т

,,	INI	PUTS		V		-	.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	<b>V</b> <sub>LOAD</sub>	C <sub>L</sub>	$R_{\scriptscriptstyle L}$	V <sub>A</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V ± 0.2 V	$V_{cc}$	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	500 $\Omega$	0.15 V
$3.3~V\pm0.3~V$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
5 V ± 0.5 V	$V_{cc}$	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 $\Omega$	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\circ}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\mbox{\tiny PLZ}}$  and  $t_{\mbox{\tiny PHZ}}$  are the same as  $t_{\mbox{\tiny dis}}.$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




# 8 Detailed Description

#### 8.1 Overview

The SN74LVC3G34 device contains three buffer gates that each perform the Boolean function Y = A. This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## 8.2 Functional Block Diagram



# 8.3 Feature Description

The SN74LVC3G34 device has a wider operating voltage range, operating from 1.65 V to 5.5 V, and allows down voltage translation. The SN74LVC3G34  $I_{\text{off}}$  feature allows voltages on the inputs and outputs when  $V_{\text{CC}}$  is 0 V.

#### 8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC3G34.

**Table 1. Function Table** 

INPUT A	OUTPUT Y
Н	Н
L	L

Submit Documentation Feedback




# 9 Application and Implementation

## 9.1 Application Information

The SN74LVC3G34 is a high-drive CMOS device that can be used as a buffer with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V, making it ideal for driving multiple outputs and good for high-speed applications up to 100 MHz. The inputs are 5.5-V tolerant, allowing it to translate down to  $V_{\rm CC}$ .

# 9.2 Typical Application



# 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions must be considered to prevent ringing.

# 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs. See  $(\Delta t/\Delta V)$  in the *Recommended Operating Conditions* table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as (VI max) in the Recommended Operating
     Conditions table at any valid V<sub>CC</sub>.


#### 2. Recommended Output Conditions

- Load currents must not exceed (I<sub>O</sub> max) per output and must not exceed (Continuous current through V<sub>CC</sub> or GND) total current for the part. These limits are located in the *Recommended Operating Conditions* table.
- Outputs must not be pulled above V<sub>CC</sub> under normal operating conditions.



# **Typical Application (continued)**

#### 9.2.3 Application Curve



# 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended and if there are multiple  $V_{CC}$  pins then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

#### 11 Layout

# 11.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub> whichever make more sense or is more convenient.

#### 11.2 Layout Example





# 12 Device and Documentation Support

# 12.1 Documentation Support

#### 12.1.1 Documentation Support

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

## 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

## 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



www.ti.com 23-Sep-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC3G34DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(2X35, C34) (R, Z)	Samples
SN74LVC3G34DCTRG4	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2X35, C34) (R, Z)	Samples
SN74LVC3G34DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(34, C34J, C34Q, C 34R) (CR, CZ)	Samples
SN74LVC3G34DCURG4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C34R	Samples
SN74LVC3G34DCUT	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(C34J, C34Q, C34R) CR	Samples
SN74LVC3G34DCUTG4	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C34R	Samples
SN74LVC3G34YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C9N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-Sep-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 4-Oct-2023


# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

Α	10	Dimension designed to accommodate the component width
В	30	Dimension designed to accommodate the component length
K	(0)	Dimension designed to accommodate the component thickness
7	W	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC3G34DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC3G34DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC3G34DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.25	3.4	1.0	4.0	8.0	Q3
SN74LVC3G34DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC3G34DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC3G34DCUT	VSSOP	DCU	8	250	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC3G34DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC3G34YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1




www.ti.com 4-Oct-2023



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Device	Fackage Type	Fackage Diawing	FIIIS	3F W	Length (IIIII)	widii (iiiii)	neight (illin)
SN74LVC3G34DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC3G34DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74LVC3G34DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
SN74LVC3G34DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC3G34DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC3G34DCUT	VSSOP	DCU	8	250	180.0	180.0	18.0
SN74LVC3G34DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC3G34YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-187 variation CA.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated