Data sheet acquired from Harris Semiconductor SCHS195C

January 1998 - Revised October 2003

High-Speed CMOS Logic 4x4 Register File

Features

- Simultaneous and Independent Read and Write Operations
- Expandable to 512 Words of n-Bits
- Three-State Outputs
- · Organized as 4 Words x 4 Bits Wide
- Buffered Inputs
- Typical Read Time = 16ns for 'HC670 V_{CC} = 5V, C_L = 15pF, T_A = 25 $^{\rm o}$ C
- Fanout (Over Temperature Range)
 - Standard Outputs...... 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I_I ≤ 1∝A at V_{OI} , V_{OH}

Description

The 'HC670 and CD74HCT670 are 16-bit register files organized as 4 words x 4 bits each. Read and write address and enable inputs allow simultaneous writing into one location while reading another. Four data inputs are provided to store the 4-bit word. The write address inputs (WA0 and WA1) determine the location of the stored word in the register. When write enable (\overline{WE}) is low the word is entered into the address location and it remains transparent to the data. The outputs will reflect the true form of the input data. When (\overline{WE}) is high data and address inputs are inhibited. Data acquisition from the four registers is made possible by the read address inputs (RA1 and RA0). The addressed word appears at the output when the read enable (\overline{RE}) is low. The output is in the high impedance state when the (\overline{RE}) is high. Outputs can be tied together to increase the word capacity to 512 x 4 bits.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC670F3A	-55 to 125	16 Ld CERDIP
CD74HC670E	-55 to 125	16 Ld PDIP
CD74HC670M	-55 to 125	16 Ld SOIC
CD74HC670MT	-55 to 125	16 Ld SOIC
CD74HC670M96	-55 to 125	16 Ld SOIC
CD74HCT670E	-55 to 125	16 Ld PDIP
CD74HCT670M	-55 to 125	16 Ld SOIC
CD74HCT670MT	-55 to 125	16 Ld SOIC
CD74HCT670M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

Pinout

CD54HC670 (CERDIP) CD74HC670, CD74HCT670 (PDIP, SOIC) TOP VIEW 16 V_{CC} D1 1 15 D0 D2 2 D3 3 14 WA0 13 WA1 RA1 4 12 WE RA0 5 11 RE Q3 6 10 Q0 Q2 [7 GND 8 9 Q1

Functional Diagram



WRITE MODE SELECT TABLE

OPERATING	INP	UTS	INTERNAL LATCHES
MODE	WE	D _N	(NOTE 1)
Write Data	L	L	L
	L	Н	Н
Data Latched	Н	Х	No Change

NOTE:

READ MODE SELECT TABLE

	INP	UTS			
OPERATING MODE	RE	INTERNAL LATCHES (NOTE 2)	OUTPUT Q _N		
Read	L	L	L		
	L	Н	Н		
Disabled	Н	Х	(Z)		

NOTE:

- 2. The selection of the "internal latches" by Read Address (RA0 and RA1) are not constrained by \overline{WE} or \overline{RE} operation.
 - H = High Voltage Level
 - L = Low Voltage Level
 - X= Don't Care
 - Z = High Impedance "Off" State

^{1.} The Write Address (WA0 and WA1) to the "internal latches" must be stable while \overline{WE} is LOW for conventional operation.

Absolute Maximum Ratings

DC Supply Voltage, V _{CC} 0.5V to 7V
DC Input Diode Current, I _{IK}
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I _{OK}
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ±20mA
DC Drain Current, per Output, IO
For -0.5V < V _O < V _{CC} + 0.5V±35mA
DC Output Source or Sink Current per Output Pin, IO
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$
DC V _{CC} or Ground Current, I _{CC}

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JA} (oC/W)
E (PDIP) Package	67
M (SOIC) Package	73
Maximum Junction Temperature	
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300 ^o C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range, T _A
HC Types
HCT Types
DC Input or Output Voltage, V _I , V _O 0V to V _{CO}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

		TES CONDI		v _{cc}		25°C			O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		-			-		-	-	_			
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input V _{IL}	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage			l	4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	VoH	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
OWIGO Educa			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output	7		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
112 20000			-7.8	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Omeo Loudo			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output	7		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			6	4.5	-	-	0.26	-	0.33	-	0.4	V
			7.8	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	∝A

DC Electrical Specifications (Continued)

		TE: CONDI	_	V _{CC}		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	∝A
Three- State Leakage Current		V _{IL} or V _{IH}	V _O = V _{CC} or GND	6	-	-	±0.5	-	±5.0	-	±10	∝A
HCT TYPES		•								•	•	
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			6	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lį	V _{CC} and GND	0	5.5	-		±0.1	-	±1	-	±1	∝A
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	∝A
Three- State Leakage Current		V _{IL} or V _{IH}	V _O = V _{CC} or GND	5.5	-	-	±0.5	-	±5.0	-	±10	∝A
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 4)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	∝A

NOTE:

HCT Input Loading Table

INPUT	UNIT LOADS
WE	0.3
WA0	0.2
WA1	0.4
RE	1.5
DATA	0.15
RA0	0.4
RA1	0.7

NOTE: Unit Load is Δl_{CC} limit specific in DC Electrical Specifications Table, e.g., 360~A max. at 25°C.

^{4.} For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

Prerequisite for Switching Specifications

				25°C		-40	°C TO 8	5°C	-55 ⁰	°C TO 12	5°C	
PARAMETER	SYMBOL	V _{CC} (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
HC TYPES												
Setup Time Data to WE	t _{SU} , t _h	2	60	-	-	75	-	-	90	-	-	ns
Write to WE		4.5	12	-	-	15	-	-	18	-	-	ns
		6	10	-	-	13	-	-	15	-	-	ns
Hold Time	t _H , t _W	2	5	-	-	5	-	-	5	-	-	ns
Data to WE Write to WE		4.5	5	-	-	5	-	-	5	-	-	ns
		6	5	-	-	5	-	-	5	-	-	ns
Pulse Width WE	t _W	2	80	-	-	100	-	-	120	-	-	ns
		4.5	16	-	-	20	-	-	24	-	-	ns
		6	14	-	-	17	-	-	20	-	-	ns
Latch Time WE to RA0,	tLATCH	2	100	-	-	125	-	-	150	-	-	ns
RA1		4.5	20	-	-	25	-	-	30	-	-	ns
		6	17	-	-	21	-	-	26	-	-	ns
HCT TYPES	·!											
Setup Time Data to WE	t _{SU} , t _h	4.5	12	-	-	15	-	-	18	-	-	ns
Hold Time Data to WE Write to WE	t _H , t _W	4.5	5	-	-	5	-	-	5	-	-	ns
Setup Time Write to WE	t _{SU}	4.5	18	-	-	23	-	-	27	-	-	ns
Pulse Width WE	t _W	4.5	20	-	-	25	-	-	30	-	-	ns
Latch Time WE to RA0, RA1	^t LATCH	4.5	25	-	-	31	-	-	38	-	-	ns

Switching Specifications $C_L = 50pF$, Input t_r , $t_f = 6ns$

		TEST	ST		25°C			-40°C TO 85°C		-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay	t _{PLH} , t _{PHL}	$C_L = 50pF$									
Reading Any Word			2	-	-	195	-	245	-	295	ns
			4.5	-	-	39	-	49	-	59	ns
		C _L = 15pF	5	-	16	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	33	-	42	-	50	ns
Write Enable to Output	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	250	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	43	-	54	-	64	ns


Switching Specifications $C_L = 50 pF$, Input t_r , $t_f = 6 ns$ (Continued)

		TEST			25°C			С ТО °С		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Data to Output	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	256	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	43	-	54	-	64	ns
Output Disable Time	t _{PLZ} , t _{PHZ}	C _L = 50pF	2	-	-	150	-	190	-	225	ns
			4.5	1	-	30	-	38	-	45	ns
		C _L = 15pF	5	1	12	-	1	-	1	-	ns
		$C_L = 50pF$	6	-	-	26	-	33	-	38	ns
Output Enable Time	t _{PZL} , t _{PZH}	$C_L = 50pF$	2	1	-	150	-	190	-	225	ns
			4.5	-	-	30	-	38	-	45	ns
		C _L = 15pF	5	-	12	-	-	-	-	-	ns
		$C_L = 50pF$	6	1	-	26	-	33	-	38	ns
Output Transition Time	t _{THL} , t _{TLH}	$C_L = 50pF$	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	10	-	19	ns
Input Capacitance	Cl	$C_L = 50pF$	-	10	-	10	-	10	-	10	pF
Three-State Output Capacitance	CO	-	-	20	-	20	-	20	-	20	pF
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	C _L = 15pF	5	-	59	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay Reading Any Word	t _{PHL} , t _{PLH}	C _L = 50pF	4.5	-	-	40	-	50	-	53	ns
		C _L = 15pF	5	-	17	-	-	-	-	-	ns
Write Enable to Output	t _{PHL} , t _{PLH}	C _L = 50pF	4.5	-	-	50	-	63	-	75	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
Data to Output	t _{PHL} , t _{PLH}	C _L = 50pF	4.5	-	-	50	-	63	-	75	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
Output Disable Time	t _{PLZ} , t _{PHZ}	C _L = 50pF	4.5	-	-	35	-	44	-	53	ns
		C _L = 15pF	5	-	14	-	-	-	-	-	ns
Output Enable Time	t _{PZL} , t _{PZH}	C _L = 50pF	4.5	-	-	38	-	48	-	57	ns
		C _L = 15pF	5	-	16	-	-	-	-	-	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	Cl	C _L = 50pF	-	10	-	10	-	10	-	10	pF
Three-State Output Capacitance	CO	-	-	20	-	20	-	20	-	20	pF
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	C _L = 15pF	5	-	66	-	-	-	-	-	pF

NOTES:

- 5. $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per output.
- 6. P_D = C_{PD} V_{CC}² f_i + Σ C_L V_{CC}² f_O where f_i = Input Frequency, f_O = Output Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V $_{CC}$ to 90% V $_{CC}$ in accordance with device truth table. For f $_{MAX}$, input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS



NOTE: Outputs should be switching from 10% V $_{CC}$ to 90% V $_{CC}$ in accordance with device truth table. For f $_{MAX}$, input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

Test Circuits and Waveforms (Continued)







FIGURE 7. HC THREE-STATE PROPAGATION DELAY WAVEFORM

FIGURE 8. HCT THREE-STATE PROPAGATION DELAY WAVEFORM



NOTE: Open drain waveforms t_{PLZ} and t_{PZL} are the same as those for three-state shown on the left. The test circuit is Output $R_L = 1k\Omega$ to V_{CC} , $C_L = 50pF$.

FIGURE 9. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT

www.ti.com 8-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC670E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC670E	Samples
CD74HC670M	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC670M	
CD74HC670M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC670M	Samples
CD74HCT670E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT670E	Samples
CD74HCT670M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT670M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 8-Sep-2023


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC670M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC670M96	SOIC	D	16	2500	340.5	336.1	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC670E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC670E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC670M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT670E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT670E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT670M	D	SOIC	16	40	507	8	3940	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated