

General Description

The MAX13042E–MAX13045E 4-channel, bidirectional level translators provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. The MAX13042E–MAX13045E are ideally suited for level translation in systems with four channels. Externally applied voltages, V_{CC} and V_L, set the logic levels on either side of the device. Logic signals present on the V_L side of the device appear as a high-voltage logic signal on the V_{CC} side of the device and vice-versa.

The MAX13042E–MAX13045E operate at full speed with external drivers that source as little as 4mA output current or larger. Each input/output (I/O) channel is pulled up to V_{CC} or V_L by an internal 30µA current source, allowing the MAX13042E–MAX13045E to be driven by either push-pull or open-drain drivers.

The MAX13042E–MAX13045E feature an enable (EN) input that places the devices into a low-power shutdown mode when driven low. The MAX13042E–MAX13045E feature an automatic shutdown mode that disables the part when V_{CC} is less than V_L. The state of I/O V_{CC} and I/O V_L during shutdown is chosen by selecting the appropriate part version. (See the *Ordering Information/ Selector Guide*).

The MAX13042E–MAX13045E operate with V_{CC} voltages from +2.2V to +3.6V and V_L voltages from +1.62V to +3.2V, making them ideal for data transfer between low-voltage ASIC/PLDs and higher voltage systems. The MAX13042E–MAX13045E are available in 12-bump UCSPTM (1.54mm x 2.12mm) and 14-pin TDFN (3mm x 3mm) packages, and operate over the extended -40°C to +85°C temperature range.


CMOS Logic-Level Translation	Portable POS Systems Portable Communication
Low-Voltage ASIC Level Translation	Devices GPS
Cell Phones	Telecommunications
SPI™, MICROWIRE™ Level Translation	Equipment

Applications

Features

- Compatible with 4mA Input Drivers or Larger
- 100Mbps Guaranteed Data Rate
- Four Bidirectional Channels
- Enable Input
- ♦ ±15kV ESD Protection on I/O V_{CC}_ Lines
- ♦ +1.62V ≤ V_L ≤ +3.2V and +2.2V ≤ V_{CC} ≤ +3.6V Supply Voltage Range
- 12-Bump UCSP (1.54mm x 2.12mm) and 14-Pin TDFN (3mm x 3mm) Lead-Free Packages

_Typical Operating Circuit



UCSP is a trademark of Maxim Integrated Products, Inc. SPI is a trademark of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

Pin Configurations appear at end of data sheet.

*Future product—contact factory for availability.

**EP = Exposed paddle.

Ordering Information/Selector Guide continued at end of data sheet.

Ordering Information/Selector Guide

PART	PIN- PACKAGE	I/O V _{L_} STATE DURING SHUTDOWN	I/O V _{CC} _STATE DURING SHUTDOWN	TOP MARK	PKG CODE
MAX13042EEBC+T	12 UCSP-12	High Impedance	High Impedance	ADQ	B12-3
MAX13042EETD+T	14 TDFN-EP**	High Impedance	High Impedance	ADE	T1433-2

Note: All devices operate over the -40°C to +85°C temperature range.

+Denotes a lead-free package.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

VCC, VI	-0.3V to +4V
I/O V _{CC}	-0.3V to (V _{CC} + 0.3V)
	-0.3V to $(V_L + 0.3V)$
	$-0.3\overline{V}$ to $+4V$
Short-Circuit Dur	ation I/O VL , I/O VCC to GNDContinuous

Continuous Power Dissipation ($T_A = +70^{\circ}C$)

- 12-Bump UCSP (derate 6.5mW/°C above +70°C)519mW
- 14-Pin TDFN (derate 24.4mW/°C above +70°C)1951mW

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +2.2V to +3.6V, V_L = +1.62V to +3.2V, EN = V_L, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, V_L = +1.8V, and T_A = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
POWER SUPPLIES						
V _L Supply Range	VL		1.62		3.2	V
V _{CC} Supply Range	Vcc		2.2		3.6	V
Supply Current from V _{CC}	IQVCC	$I/O V_{CC} = V_{CC}, I/O V_{L} = V_{L}$			25	μA
Supply Current from VL	IQVL	$I/O V_{CC_} = V_{CC}, I/O V_{L_} = V_{L}$			10	μΑ
V _{CC} Shutdown Supply Current	ISHDN-VCC	$T_A = +25^{\circ}C$, EN = GND		0.1	1	μΑ
V _L Shutdown-Mode Supply		$T_A = +25^{\circ}C$, EN = GND		0.1	1	
Current	ISHDN-VL	$T_A = +25^{\circ}C$, $EN = V_L$, $V_{CC} = GND$		0.1	4	μA
I/O V _{CC} _, I/O V _L _ Tri-State Leakage Current	ILEAK	$T_A = +25^{\circ}C$, EN = GND		0.1	2	μA
EN Input Leakage Current	ILEAK_EN	$T_A = +25^{\circ}C$			1	μΑ
V _L - V _{CC} Shutdown Threshold High	V _{TH_H}	V _{CC} rising (Note 3)	0	$0.1 V_{L}$	0.8	V
V _L - V _{CC} Shutdown Threshold Low	V _{TH_L}	V _{CC} falling (Note 3)	0	0.12VL	0.8	V
I/O V _{CC} _ Pulldown Resistance During Shutdown	Rvcc_pd_sd	MAX13043E/MAX13045E	10	16.5	23	kΩ
I/O V _L _ Pulldown Resistance During Shutdown	R _{VL_PD_SD}	MAX13044E/MAX13045E	10	16.5	23	kΩ
I/O VL_Pullup Current	IVL_PU_	$I/O V_{L_{-}} = GND, I/O V_{CC_{-}} = GND$	20		65	μA
I/O V _{CC} _Pullup Current	IVCC_PU_	$I/O V_{CC_{-}} = GND, I/O V_{L_{-}} = GND$	20		65	μA
I/O V _L to I/O V _{CC} DC Resistance	RIOVL_IOVCC	(Note 4)		3		kΩ

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +2.2V to +3.6V, V_L = +1.62V to +3.2V, EN = V_L, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, V_L = +1.8V, and T_A = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
ESD PROTECTION						
I/O V _{L_} , EN		Human Body Model		±2		kV
		Human Body Model, C _{VCC} = 1µF	Ì	±15		
I/O V _{CC} _		IEC 61000-4-2 Air-Gap Discharge, $C_{VCC} = 1\mu F$		±15		kV
		IEC 61000-4-2 Contact Discharge, $C_{VCC} = 1\mu F$		±8		
LOGIC LEVELS		-				
I/O VL_ Input-Voltage High Threshold	V _{IHL}	(Note 5)	V _L - 0.2			V
I/O VL_ Input-Voltage Low Threshold	V _{ILL}	(Note 5)			0.15	V
I/O V _{CC} _Input-Voltage High Threshold	VIHC	(Note 5)	V _{CC} - 0.4			V
I/O V _{CC} _Input-Voltage Low Threshold	VILC	(Note 5)			0.2	V
EN Input-Voltage-High Threshold	VIH		V _L - 0.4			V
EN Input-Voltage-Low Threshold	VIL				0.4	V
I/O VL_ Output-Voltage High	Vohl	$I/O V_{L}$ source current = $20\mu A$	2/3 VL			V
I/O VL_ Output-Voltage Low	Voll	I/O V _L sink current = 20 μ A, I/O V _{CC} < 0.2V			$1/3 V_{L}$	V
I/O V _{CC} _Output-Voltage High	VOHC	I/O V _{CC} source current = 20μ A	2/3 V _{CC}			V
I/O V _{CC} _Output-Voltage Low	Volc	I/O V _{CC} _ sink current = 20 μ A, I/O V _L _ < 0.15V			1/3 V _{CC}	V
RISE-/FALL-TIME ACCELERATO	OR STAGE					
		On falling edge		3.5		
Accelerator Pulse Duration		On rising edge		3.5		ns
V _L Output Accelerator Source		V _L = 1.62V		24		
Impedance		$V_L = 3.2V$		11		Ω
V _{CC} Output Accelerator Source		$V_{CC} = 2.2V$		13		
Impedance		$V_{CC} = 3.6V$		9		Ω
VL Output Accelerator Sink		$V_{L} = 1.62V$		14		Ω
Impedance		$V_L = 3.2V$		10		52
V _{CC} Output Accelerator Sink		$V_{CC} = 2.2V$		11		
Impedance		$V_{CC} = 3.6V$		9		Ω

TIMING CHARACTERISTICS

 $(+2.2V \le V_{CC} \le +3.6V, +1.62V \le V_L \le +3.2V; C_{IOVL_} \le 15pF, C_{IOVCC_} \le 10pF; R_{SOURCE} < 150\Omega, rise/fall time < 3ns, EN = V_L, T_A = -40^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, V_L = +1.8V, and T_A = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
I/O V _{CC} _ Rise Time	tRVCC	Figure 1			2.5	ns
I/O V _{CC} _ Fall Time	t FVCC	Figure 1			2.5	ns
I/O V _L _Rise Time	t _{RVL}	Figure 2			2.5	ns
I/O V _L _ Fall Time	tFVL	Figure 2			2.5	ns
Propagation Delay (Driving I/O V _L)	tpvl-vcc	Figure 1			6.5	ns
Propagation Delay (Driving I/O V _{CC_})	tpvcc-vl	Figure 2			6.5	ns
Channel-to-Channel Skew	^t SKEW	(Note 4)			0.7	ns
Propagation Delay From I/O V _L to I/O V _{CC} after EN	ten-vcc	Figure 3		5		μs
Propagation Delay From I/O V _{CC} to I/O V _L after EN	ten-vl	Figure 3		5		μs
Maximum Data Rate		Push-pull operation	100			Mbps

Note 1: All units are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by correlation and design and not production tested.

Note 2: V_L must be less than or equal to V_{CC} during normal operation. However, V_L can be greater than V_{CC} during startup and shutdown conditions.


Note 3: When V_{CC} is below V_L by more than the V_L - V_{CC} shutdown threshold, the device turns off its pullup generators and the I/Os enter their respective shutdown states.

Note 4: Guaranteed by design.


Note 5: Input thresholds are referenced to the boost circuit.

Typical Operating Characteristics

 $(V_{CC} = 3.3V, V_L = 1.8V, C_{IOVCC} = 10pF, C_{IOVL} = 15pF, R_{SOURCE} = 150\Omega$, data rate = 100Mbps, push-pull driver, T_A = +25°C, unless otherwise noted.)




/N/IXI/N




MAX13042E-MAX13045E

Typical Operating Characteristics (continued)


 $(V_{CC} = 3.3V, V_L = 1.8V, C_{IOVCC} = 10pF, C_{IOVL} = 15pF, R_{SOURCE} = 150\Omega$, data rate = 100Mbps, push-pull driver, T_A = +25°C, unless otherwise noted.)





Pin Description

P	N		FUNCTION
UCSP	TDFN	NAME	FUNCTION
A1	8	I/O V _{CC} 4	Input/Output 4. Referenced to V _{CC} .
A2	10	I/O V _{CC} 3	Input/Output 3. Referenced to V _{CC} .
A3	12	I/O V _{CC} 2	Input/Output 2. Referenced to V _{CC} .
A4	14	I/O V _{CC} 1	Input/Output 1. Referenced to V _{CC} .
B1	9	Vcc	Power-Supply Voltage, +2.2V to +3.6V. Bypass V _{CC} to GND with a 0.1 μ F ceramic capacitor. For full ESD protection, connect an additional 1 μ F ceramic capacitor from V _{CC} to GND as close to the V _{CC} input as possible.
B2	6	VL	Logic Supply Voltage, +1.62V to +3.2V. Bypass V _L to GND with a 0.1μ F ceramic capacitor placed as close to the device as possible.
В3	2	EN	Enable Input. Drive EN to GND for shutdown mode, or drive EN to V_L or V_{CC} for normal operation.
B4	13	GND	Ground
C1	7	I/O VL4	Input/Output 4. Referenced to VL.
C2	5	I/O VL3	Input/Output 3. Referenced to VL.
C3	3	I/O VL2	Input/Output 2. Referenced to VL.
C4	1	I/O VL1	Input/Output 1. Referenced to VL.
_	4, 11	N.C.	No Connection. Leave N.C. unconnected.
	EP	EP	Exposed Pad. Connect exposed pad to GND.



_Test Circuits/Timing Diagrams

Figure 1. Push-Pull Driving I/O VL_ Test Circuit and Timing






Figure 2. Push-Pull Driving I/O V_{CC}_ Test Circuit and Timing



Test Circuits/Timing Diagrams (continued)

Figure 3. Enable Test Circuit and Timing



Functional Diagram

Detailed Description

The MAX13042E–MAX13045E 4-channel, bidirectional level translators provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. The MAX13042E–MAX13045E are ideally suited for level translation in systems with four channels. Externally applied voltages, V_{CC} and V_L, set the logic levels on either side of the device. Logic signals present on the V_L side of the device appear as a high-voltage logic signal on the V_{CC} side of the device and vice-versa.

The MAX13042E–MAX13045E operate at full speed with external drivers that source as little as 4mA output current. Each I/O channel is pulled up to V_{CC} or V_L by an internal 30 μ A current source, allowing the MAX13042E–MAX13045E to be driven by either pushpull or open-drain drivers.

The MAX13042E–MAX13045E feature an enable (EN) input that places the devices into a low-power shutdown mode when driven low. The MAX13042E–MAX13045E

feature an automatic shutdown mode that disables the part when V_{CC} is less than V_L. The state of I/O V_{CC} and I/O V_L during shutdown is chosen by selecting the appropriate part version (see the *Ordering Information/Selector Guide*).

The MAX13042E–MAX13045E operate with V_{CC} voltages from +2.2V to +3.6V and V_L voltages from +1.62V to +3.2V.

Level Translation

For proper operation, ensure that $+2.2V \le V_{CC} \le +3.6V$, $+1.62V \le V_{L} \le V_{CC} - 0.2V$. When power is supplied to V_L while V_{CC} is missing or less than V_L, the MAX13042E–MAX13045E automatically enter a low-power mode. The devices will also enter shutdown mode when EN = 0V. This allows V_{CC} to be disconnected and still have a known state on I/O V_L. The maximum data rate depends heavily on the load capacitance (see the Rise/Fall Time vs. Capacitive Load graphs in the *Typical Operating Characteristics*), output impedance of the driver, and the operating voltage range.

Input Driver Requirements

The MAX13042E–MAX13045E architecture is based on an nMOS pass gate and output accelerator stages (Figure 6). The accelerators are active only when there is a rising/falling edge on a given I/O. A short pulse is then generated where the output accelerator stages become active and charge/discharge the capacitances at the I/Os. Due to its architecture, both input stages become active during the one-shot pulse. This can lead to current feeding into the external source that is driving the translator. However, this behavior helps to speed up the transition on the driven side.

The MAX13042E–MAX13045E have internal current sources capable of sourcing 30µA to pull up the I/O lines. These internal-pullup current sources allow the inputs to be driven with open-drain drivers as well as push-pull drivers. It is not recommended to use external pullup resistors on the I/O lines. The architecture of the MAX13042E–MAX13045E permits either side to be driven with a minimum of 4mA drivers or larger.

Output Load Requirements

The MAX13042E–MAX13045E I/O are designed to drive CMOS inputs. Do not load the I/O lines with a resistive load less than $25k\Omega$ and do not place an RC circuit at the input of these devices to slow down the edges. If a slower rise/fall time is required, refer to the MAX3000E/MAX3001E logic-level translator data sheet.






Figure 4. Simplified Functional Diagram for One I/O Line

Shutdown Mode

The MAX13042E–MAX13045E feature an enable (EN) input that places the devices into a low-power shutdown mode when driven low. The MAX13042E–MAX13045E feature an automatic shutdown mode that disables the part when V_{CC} is unconnected or less than V_L.

Applications Information

Layout Recommendations

Use standard high-speed layout practices when laying out a board with the MAX13042E–MAX13045E. For example, to minimize line coupling, place all other signal lines not connected to the MAX13042E– MAX13045E at least 1x the substrate height of the PCB away from the input and output lines of the MAX13042E–MAX13045E.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V_L and V_{CC} to ground with 0.1µF ceramic capacitors. Place all capacitors as close to the power-supply inputs as possible. For full ESD protection, bypass V_{CC} with a 1µF ceramic capacitor located as close to the V_{CC} input as possible.

Unidirectional vs. Bidirectional Level Translator

The MAX13042E–MAX13045E bidirectional level translators can operate as a unidirectional device to trans-

late signals without inversion. These devices provide the smallest solution (UCSP package) for unidirectional level translation without inversion.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Use with External Pullup/ Pulldown Resistors

Due to the architecture of the MAX13042E–MAX13045E, it is not recommended to use external pullup or pulldown resistors on the bus. In certain applications, the use of external pullup or pulldown resistors is desired to have a known bus state when there is no active driver on the bus. The MAX13042E–MAX13045E include internal pullup current sources that set the bus state when the device is enabled. In shutdown mode, the state of I/O V_{CC}_ and I/O V_L_ is dependent on the selected part version (see the *Ordering Information/Selector Guide*).

Open-Drain Signaling


The MAX13042E–MAX13045E are designed to pass opendrain as well as CMOS push-pull signals. When used with open-drain signaling, the rise time will be dominated by the interaction of the internal pullup current source and the parasitic load capacitance. The MAX13042E–MAX13045E include internal rise-time accelerators to speed up transitions, eliminating any need for external pullup resistors. For applications such as I²C or 1-wire that require an external pullup resistor, please consult the MAX3378E and MAX3396E data sheets.

_UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profiles, as well as the latest information on reliability testing results, go to Maxim's website at <u>www.maxim-ic.com/ucsp</u> to find the Application Note: *UCSP – A Wafer-Level Chip-Scale Package.*

PROCESS: BICMOS

Chip Information



Pin Configurations

MAX13042E-MAX13045E

Ordering Information/Selector Guide (continued)

PART	PIN- PACKAGE	I/O VL_STATE DURING SHUTDOWN	I/O V _{CC} _STATE DURING SHUTDOWN	TOP MARK	PKG CODE
MAX13043EEBC+T	12 UCSP-12	High Impedance	16.5k Ω to GND	ADR	B12-3
MAX13043EETD+T	14 TDFN-EP**	High Impedance	16.5k Ω to GND	ADF	T1433-2
MAX13044EEBC+T*	12 UCSP-12	16.5k Ω to GND	High Impedance	ADS	B12-3
MAX13044EETD+T*	14 TDFN-EP**	16.5kΩto GND	High Impedance	ADG	T1433-2
MAX13045EEBC+T*	12 UCSP-12	16.5k Ω to GND	16.5k Ω to GND	ADT	B12-3
MAX13045EETD+T*	14 TDFN-EP**	16.5k Ω to GND	16.5k Ω to GND	ADH	T1433-2


Note: All devices operate over the -40°C to +85°C temperature range.


*Future product—contact factory for availability. **EP = Exposed paddle.

+Denotes a lead-free package.

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)





Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

MAX13042E-MAX13045E

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

COMMON	DIMENS	SIONS		PACKAGE VA	RIATI	ONS					
SYMBOL	MIN.	MAX.		PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e
А	0.70	0.80		T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF
D	2.90	3.10		T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
E	2.90	3.10		T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
A1	0.00	0.05		T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
L	0.20	0.40		T1033-2	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
k	0.25	MIN.		T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
A2	0.20	REF.		T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
2. COPL 3. WARP 4. PACK 5. DRAW 6. "N" !!	ANARITY AGE SH AGE LEI ING CO S THE	' Shall Iall No Ngth/P Nforms Total N	NOT EXC T EXCEEL ACKAGE N TO JEDI NUMBER (. ANGLES IN CEED 0.08 m O 0.10 mm. WIDTH ARE CO EC MO229, E DF LEADS. ARE FOR REF	M. DNSID XCEP	ered as s t dimensio			C(S). ND T1433−1 & T	1433–2.	

 ITTLE:
 PACKAGE DUTLINE, 6,8,10 & 14L,

 TDFN, EXPOSED PAD, 3x3x0.80 mm

 APPROVAL
 DOCUMENT CONTROL NO.

 REV.
 21-0137

 I
 22

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14

_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

-DRAWING NOT TO SCALE-

is a registered trademark of Maxim Integrated Products, Inc.