

N-channel 60 V, 21 mΩ typ., 7 A STripFET[™] F7 Power MOSFET in a PowerFLAT[™] 2x2 package

Datasheet - production data



Order code	VDS	R _{DS(on)} max	ID
STL7N6F7	60 V	25 mΩ	7 A

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET[™] F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Figure 1: Internal schematic diagram

PowerFLAT[™] 2x2




Table 1: Device summary

Order code	Marking	Package	Packing	
STL7N6F7	ST7N	PowerFLAT™ 2x2	Tape and reel	

DocID028257 Rev 3

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT 2x2 package information	10
5	Revisio	n history	12



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	60	V
V _{GS}	Gate-source voltage	± 20	V
lo	Drain current (continuous) at T _{pcb} = 25 °C	7	А
ID	Drain current (continuous) at T _{pcb} = 100 °C	4.5	А
IDM ⁽¹⁾	Drain current (pulsed)	28	А
Ртот	Total dissipation at $T_{pcb} = 25 \text{ °C}$	2.4	W
TJ	Operating junction temperature range		°C
T _{stg}	Storage temperature range	-55 to 150	

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

Table	3:	Thermal	data
-------	----	---------	------

Symbol	Parameter	Value	Unit
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb	52	°C/W

Notes:

 $^{(1)}When$ mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s.



2 **Electrical characteristics**

(T_c = 25 °C unless otherwise specified)

Table 4: On /off states						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS}= 0 \text{ V}$	60			V
IDSS	Zero gate voltage drain current	V_{GS} = 0 V , V_{DS} = 60 V			1	μA
lgss	Gate-body leakage current	$V_{GS}=20~V,~V_{DS}=0~V$			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	2		4	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 3.5 \text{ A}$		21	25	mΩ

Table 5: Dynamic Symbol Unit Parameter **Test conditions** Min. Тур. Max. 420 pF C_{iss} Input capacitance -- $V_{DS} = 30 V$, f = 1 MHz, C_{oss} Output capacitance -215 pF $V_{\text{GS}}=0~V$ Reverse transfer pF C_{rss} -16 capacitance $V_{\text{DD}}=30~V,~I_{\text{D}}=7~A$ Total gate charge nC Qg 8 -- $V_{GS} = 0$ to 10 V 2.3 Qgs Gate-source charge nC --(see Figure 14: "Test circuit 2.1 nC Q_{gd} Gate-drain charge for gate charge behavior") --

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{\text{DD}} = 30 \ V, \ I_{\text{D}} = 3.5 \text{A},$	-	7.85	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see <i>Figure 13: "Test circuit</i>	-	3.25	-	ns
t _{d(off)}	Turn-off delay time	for resistive load switching times" and Figure 18: "Switching time waveform")	-	12.1	-	ns
t _f	Fall time		-	3.95	-	ns



Electrical characteristics


	Table 7: Source-drain diode						
Symbol	ol Parameter Test conditions				Max.	Unit	
V _{SD} ⁽¹⁾	Forward on voltage	$I_{SD} = 7 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.2	V	
trr	Reverse recovery time	I _D = 7 A, di/dt = 100 A/μs	-	17.1		ns	
Qrr	Reverse recovery charge	V _{DD} = 48 V (see <i>Figure 15: "Test circuit</i>	-	6.67		nC	
Irrm	Reverse recovery current	for inductive load switching and diode recovery times"	-	0.8		A	


Notes:


 $^{(1)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%













DocID028257 Rev 3




57

Electrical characteristics










DocID028257 Rev 3

3 Test circuits







DocID028257 Rev 3




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



4.1 PowerFLAT 2x2 package information






Package information

Table 8: PowerFLAT™ 2x2 mechanical data						
Dim		mm				
Dim.	Min.	Тур.	Max.			
А	0.70	0.75	0.80			
A1	0.00	0.02	0.05			
A3		0.20				
b	0.25	0.30	0.35			
D	1.90	2.00	2.10			
E	1.90	2.00	2.10			
D2	0.90	1.00	1.10			
E2	0.80	0.90	1.00			
е	0.55	0.65	0.75			
К	0.15	0.25	0.35			
K1	0.20	0.30	0.40			
K2	0.25	0.35	0.45			
L	0.20	0.25	0.30			
L1	0.65	0.75	0.85			

Figure 20: PowerFLAT™ 2x2 recommended footprint (dimensions are in mm)





5 Revision history

Table 9: Document revision history

Date	Revision	Changes
27-Aug-2015	1	First release.
22-Oct-2015	2	Updated title and features in cover page Updated Table 4: "On /off states", Table 5: "Dynamic" and Table 6: "Switching times". Added Section 4.1: "Electrical characteristics (curves)"
03-Apr-2017	3	Modified title and features table on cover page Modified <i>Table 4: "On /off states"</i> Modified <i>Figure 4: "Output characteristics", Figure 5: "Transfer</i> <i>characteristics", Figure 7: "Static drain-source on-resistance"</i> and <i>Figure 12: "Source-drain diode forward characteristics"</i> Minor text changes.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

