

Sample &

Buy





SN65LVDS93A-Q1

SLLSEM1B-FEBRUARY 2015-REVISED APRIL 2015

SN65LVDS93A-Q1 FlatLink[™] Transmitter

Technical

Documents

Features 1

- AEC-Q100 Qualified with:
 - Temperature Grade 3: –40°C to 85°C
 - HBM ESD Classification 3
 - CDM ESD Classification C6
- LVDS Display Series Interfaces Directly to LCD **Display Panels With Integrated LVDS**
- Package: 14-mm x 6.1-mm TSSOP
- 1.8-V Up to 3.3-V Tolerant Data Inputs to Connect Directly to Low-Power, Low-Voltage Application and Graphic Processors
- Transfer Rate up to 135 Mpps (Mega Pixel Per Second); Pixel Clock Frequency Range 10 MHz to 135 MHz
- Suited for Display Resolutions Ranging From HVGA up to HD With Low EMI
- Operates From a Single 3.3-V Supply and 170 mW (Typical) at 75 MHz
- 28 Data Channels Plus Clock in Low-Voltage TTL to 4 Data Channels Plus Clock Out Low-Voltage Differential
- Consumes Less Than 1 mW When Disabled
- Selectable Rising or Falling Clock Edge Triggered • Inputs
- Support Spread Spectrum Clocking (SSC)
- Compatible with all OMAP[™] 2x, OMAP[™] 3x, and DaVinci[™] Application Processors

Applications 2

- LCD Display Panel Driver
- UMPC and Netbook PC
- **Digital Picture Frame**

3 Description

SN65LVDS93A-Q1 FlatLink™ The transmitter contains four 7-bit parallel-load serial-out shift registers, a 7X clock synthesizer, and five Low-Voltage Differential Signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS94 and LCD panels with integrated LVDS receiver.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected via the clock select (CLKSEL) pin. The frequency of CLKIN is multiplied seven times, and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

Support &

Community

....

Tools &

Software

SN65LVDS93A-Q1 The requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with a low-level input, and the possible use of the Shutdown/Clear (SHTDN). SHTDN is an active-low input to inhibit the clock, and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low-level.


The SN65LVDS93A-Q1 is characterized for operation over ambient air temperatures of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65LVDS93A-Q1	TSSOP (56)	14.00 mm x 6.10 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



2

Table of Contents

1		ures 1
2	Арр	lications 1
3	Des	cription 1
4	Revi	sion History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information5
	6.5	Electrical Characteristics
	6.6	Timing Requirements 7
	6.7	Switching Characteristics 8
	6.8	Typical Characteristics
7	Para	meter Measurement Information 10
8	Deta	iled Description 13

	~ ~		40
	8.2	Functional Block Diagram	13
	8.3	Feature Description	14
	8.4	Device Functional Modes	15
9	App	lication and Implementation	16
	9.1	Application Information	16
	9.2	Typical Application	16
10	Pow	er Supply Recommendations	23
11	Lay	out	23
	11.1	Layout Guidelines	23
	11.2	Layout Example	25
12	Dev	ice and Documentation Support	27
	12.1	Trademarks	27
	12.2	Electrostatic Discharge Caution	27
	12.3	Glossary	27
13	Mec	hanical, Packaging, and Orderable	
		mation	27

4 Revision History


C	hanges from Revision A (February 2015) to Revision B	Page
•	Changed "Toggle LVDS83B" To "Toggle SN65LVDS93A-Q1" in item 4 in the Power Up Sequence section	17
•	Changed "this allows the LVDS83B" To "this allows the SN65LVDS93A-Q1" in item 5 in the <i>Power Up Sequence</i> section	17
C	hanges from Original (February 2015) to Revision A	Page
	Changed Features From: HBM ESD Classification 2 To: HBM ESD Classification 3	
	Deleted Features ESD: 5-kV HBM, 1.5-kV CDM	



www.ti.com



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
CLKIN	31	CMOS IN with pulldn	Input pixel clock; rising or falling clock polarity is selectable by Control input CLKSEL.
CLKOUTP, CLKOUTM	39 40	LVDS Out	Differential LVDS pixel clock output. Output is high-impedance when SHTDN is pulled low (de-asserted).
CLKSEL	17	CMOS IN with pulldn	Selects between rising edge input clock trigger (CLKSEL = V_{IH}) and falling edge input clock trigger (CLKSEL = V_{IL}).
D5, D6, D7, D8 D9, D10, D11, D12 D13, D14, D15, D16 D17, D18, D19, D20 D21, D22, D23, D24 D25, D26, D27 D0, D1, D2, D3, D4	2, 3, 4, 6 7, 8, 10, 11 12, 14, 15, 16 18, 19, 20, 22 23, 24, 25, 27 28, 30, 50 51, 52, 54, 55, 56	CMOS IN with pulldn	Data inputs; supports 1.8 V to 3.3 V input voltage selectable by VDD supply. To connect a graphic source successfully to a display, the bit assignment of D[27:0] is critical (and not necessarily intuitive). For input bit assignment see Figure 15 to Figure 18 for details. Note: if application only requires 18-bit color, connect unused inputs D5, D10, D11, D16, D17, D23, and D27 to GND.
GND	5, 13, 21, 29, 33, 35, 36, 43, 49, 53	Power Supply ⁽¹⁾	Supply ground for VCC, IOVCC, LVDSVCC, and PLLVCC.

(1) For a multilayer pcb, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane.

SN65LVDS93A-Q1 SLLSEM1B-FEBRUARY 2015-REVISED APRIL 2015

www.ti.com

NSTRUMENTS

Ţexas

Pin Functions (continued)

PIN		I/O	DECODIDEION		
NAME	NO.	1/0	DESCRIPTION		
IOVCC	1, 26	Power Supply ⁽¹⁾	I/O supply reference voltage (1.8 V up to 3.3 V matching the GPU data output signal swing)		
LVDSVCC	44	Power Supply ⁽¹⁾	3.3 V LVDS output analog supply		
PLLVCC	34	Power Supply ⁽¹⁾	3.3 V PLL analog supply		
SHTDN	32	CMOS IN with pulldn	Device shut down; pull low (de-assert) to shut down the device (low power, resets all registers) and high (assert) for normal operation.		
VCC	9	Power Supply ⁽¹⁾	3.3 V digital supply voltage		
Y0P, Y0M Y1P, Y1M Y2P, Y2M	47, 48 45, 46 41, 42	LVDS Out	Differential LVDS data outputs. Outputs are high-impedance when SHTDN is pulled low (de-asserted)		
ҮЗР, ҮЗМ	37, 38	LVDS Out	Differential LVDS Data outputs. Output is high-impedance when SHTDN is pulled low (de-asserted). Note: if the application only requires 18-bit color, this output can be left open.		



SN65LVDS93A-Q1 SLLSEM1B – FEBRUARY 2015 – REVISED APRIL 2015

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

	MIN	MAX	UNIT
Supply voltage range, VCC, IOVCC, LVDSVCC, PLLVCC ⁽²⁾	-0.5	4	V
Voltage range at any output terminal	-0.5	VCC + 0.5	V
Voltage range at any input terminal	-0.5	IOVCC + 0.5	V
Continuous power dissipation	See Thermal Information		
Storage temperature, T _{stg}	-65	150	°C

 Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
 All other the device is a stress that the stress is the stress of the device is a stress o

(2) All voltages are with respect to the GND terminals.

6.2 ESD Ratings

			VALUE	UNIT
V	Flastrastatia disabarga	Human-body model (HBM), per AEC Q200-002 ⁽¹⁾	±4000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

(1) AEC Q200-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	NOM	МАХ	UNIT	
Supply voltage, VCC		3	3.3	3.6		
LVDS output Supply voltage, LVDSVCC PLL analog supply voltage, PLLVCC		3	3.3	3.6		
		3	3.3	3.6	V	
IO input reference supply voltage, IOVCC		1.62	1.8 / 2.5 / 3.3	3.6		
Power supply noise on any VCC terminal				0.1		
	IOVCC = 1.8 V	IOVCC/2 + 0.3 V				
High-level input voltage, V _{IH}	IOVCC = 2.5 V	IOVCC/2 + 0.4 V			V	
	IOVCC = 3.3 V	IOVCC/2 + 0.5 V				
	IOVCC = 1.8 V		IO	VCC/2 - 0.3 V		
Low-level input voltage, V _{IL}	IOVCC = 2.5 V		IO	VCC/2 - 0.4 V	V	
	IOVCC = 3.3 V		IO	VCC/2 - 0.5 V		
Differential load impedance, ZL		90		132	Ω	
Operating free-air temperature, T _A		-40		85	°C	
Virtual junction temperature, T _J				105	°C	

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DGG	LINUT
		56 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	63.4	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	15.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	32.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	32.2	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

SN65LVDS93A-Q1

SLLSEM1B-FEBRUARY 2015-REVISED APRIL 2015

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _T	Input voltage threshold			IOVCC/2		V	
V _{OD}	Differential steady-state output voltage magnitude	$R_{I} = 100\Omega$, See Figure 7	250		450	mV	
$\Delta V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states	- n_ = 100x, 000 + igure 7		1	35	mV	
V _{OC(SS)}	Steady-state common-mode output voltage	See Figure 7	1.125		1.375	V	
V _{OC(PP)}	Peak-to-peak common-mode output voltage	t _{R/F} (Dx, CLKin) = 1ns			35	mV	
I _{IH}	High-level input current	V _{IH} = IOVCC			25	μA	
IIL	Low-level input current	$V_{IL} = 0 V$			±10	μA	
		V _{OY} = 0 V			±24	mA	
I _{OS}	Short-circuit output current	V _{OD} = 0 V			±12	mA	
I _{oz}	High-impedance state output current	V _O = 0 V to VCC			±20	μA	
	Input pull-down integrated resistor on all	IOVCC = 1.8 V		200			
R _{pdn}	inputs (Dx, CLKSEL, SHTDN, CLKIN)	IOVCC = 3.3 V		100		kΩ	
Ι _Q	Quiescent current (average)	$\frac{\text{disabled}}{\text{SHTDN}} = V_{1L}$		2	100	μA	
		$\label{eq:shifts} \begin{array}{l} \hline \textbf{SHTDN} = \textbf{V}_{\text{IH}}, \ \textbf{R}_{\text{L}} = 100\Omega \ (5 \ \text{places}), \\ grayscale \ \text{pattern} \ (Figure \ 8) \\ \hline \textbf{VCC} = 3.3 \ \textbf{V}, \ \textbf{f}_{\text{CLK}} = 75 \ \text{MHz} \end{array}$			ł		
		I _(VCC) + I _(PLLVCC) + I _(LVDSVCC)		51.9			
		I _(IOVCC) with IOVCC = 3.3 V		0.4		mA	
		I _(IOVCC) with IOVCC = 1.8 V		0.1			
		$\label{eq:shift} \begin{array}{l} \hline \hline SHTDN = V_{IH}, \ R_L = 100\Omega \ (5 \ places), \ 50\% \\ transition \ density \ pattern \ (Figure \ 8), \\ VCC = 3.3 \ V, \ f_{CLK} = 75 \ MHz \end{array}$					
		$I_{(VCC)} + I_{(PLLVCC)} + I_{(LVDSVCC)}$		53.3			
		I _(IOVCC) with IOVCC = 3.3 V		0.6		mA	
		I _(IOVCC) with IOVCC = 1.8 V		0.2			
		$\label{eq:shttph} \begin{array}{l} \hline \hline \textbf{SHTDN} = V_{\text{IH}}, \ \textbf{R}_{\text{L}} = 100\Omega \ (5 \ \text{places}), \ \text{worst-case pattern} \ (Figure 9), \\ \hline \textbf{VCC} = 3.6 \ \text{V}, \ \textbf{f}_{\text{CLK}} = 75 \ \text{MHz} \end{array}$					
I _{cc}	Supply current (average)	$I_{(VCC)} + I_{(PLLVCC)} + I_{(LVDSVCC)}$		63.7			
		I _(IOVCC) with IOVCC = 3.3 V		1.3		mA	
		I _(IOVCC) with IOVCC = 1.8 V		0.5			
		$\label{eq:shift} \begin{array}{l} \hline \\ \hline SHTDN = V_{IH}, \ R_L = 100\Omega \ (5 \ places), \ worst-case \ pattern \ (Figure 9), \\ f_{CLK} = 100 \ \text{MHz} \end{array}$					
		I _(VCC) + I _(PLLVCC) + I _(LVDSVCC)		81.6			
		I _(IOVCC) with IOVCC = 3.6 V		1.6		mA	
		I _(IOVCC) with IOVCC = 1.8 V		0.6			
		$\label{eq:shift} \begin{array}{l} \hline \textbf{SHTDN} = V_{\text{IH}}, \textbf{R}_{L} = 100\Omega \; (\text{5 places}), \; \text{worst-case pattern} \; (Figure 9), \\ \textbf{f}_{\text{CLK}} = 135 \; \text{MHz} \end{array}$					
		$I_{(VCC)} + I_{(PLLVCC)} + I_{(LVDSVCC)}$		102.2			
		$I_{(IOVCC)}$ with IOVCC = 3.6 V		2.1		mA	
		I _(IOVCC) with IOVCC = 1.8 V		0.8			
CI	Input capacitance	(2		pF	

(1) All typical values are at VCC = 3.3 V, $T_A = 25^{\circ}C$.

www.ti.com



6.6 Timing Requirements




Figure 1. Typical SN65LVDS93A-Q1 Load and Shift Sequences




Figure 2. Equivalent Input and Output Schematic Diagrams

SN65LVDS93A-Q1

SLLSEM1B-FEBRUARY 2015-REVISED APRIL 2015

EXAS ISTRUMENTS

www.ti.com

6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t ₀	Delay time, CLKOUT↑ after Yn valid (serial bit position 0, equal D1, D9, D20, D5)		-0.1	0	0.1	ns
t ₁	Delay time, CLKOUT↑ after Yn valid (serial bit position 1, equal D0, D8, D19, D27)		¹ / ₇ t _c - 0.1		$^{1}/_{7}$ t _c + 0.1	ns
t ₂	Delay time, CLKOUT↑ after Yn valid (serial bit position 2, equal D7, D18, D26. D23)		² / ₇ t _c - 0.1		$^{2}/_{7}$ t _c + 0.1	ns
t ₃	Delay time, CLKOUT↑ after Yn valid (serial bit position 3; equal D6, D15, D25, D17)		³ / ₇ t _c - 0.1		$^{3}/_{7}$ t _c + 0.1	ns
t ₄	Delay time, CLKOUT↑ after Yn valid (serial bit position 4, equal D4, D14, D24, D16)		⁴ / ₇ t _c - 0.1		$^{4}/_{7}$ t _c + 0.1	ns
t ₅	Delay time, CLKOUT↑ after Yn valid (serial bit position 5, equal D3, D13, D22, D11)		⁵ / ₇ t _c - 0.1		$^{5}/_{7}$ t _c + 0.1	ns
t ₆	Delay time, CLKOUT↑ after Yn valid (serial bit position 6, equal D2, D12, D21, D10)		⁶ / ₇ t _c - 0.1		$^{6}/_{7}$ t _c + 0.1	ns
t _{c(o)}	Output clock period			t _c		ns
		t_{C} = 10ns; clean reference clock, see Figure 11		±26		
∆t _{c(o)}	Output clock cycle-to-cycle iitter ⁽³⁾	t_{C} = 10ns with 0.05UI added noise modulated at 3MHz, see Figure 11		±44		20
Δι _C (0)		t_{C} = 7.4ns; clean reference clock, see Figure 11		±35		ps
		t_{C} = 7.4ns with 0.05UI added noise modulated at 3MHz, see Figure 11		±42		
t _w	High-level output clock pulse duration			⁴ / ₇ t _c		ns
t _{r/f}	Differential output voltage transition time $(t_r \text{ or } t_f)$	See Figure 7		225	500	ps
t _{en}	Enable time, SHTDN↑ to phase lock (Yn valid)	$f_{(clk)} = 135 \text{ MHz}$, See Figure 12		6		μs
t _{dis}	Disable time, SHTDN↓ to off-state (CLKOUT high-impedance)	$f_{(clk)} = 135 \text{ MHz}$, See Figure 13		7		ns


(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. |Input clock jitter| is the magnitude of the change in the input clock period. (2) (3)

The output clock cycle-to-cycle jitter is the largest recorded change in the output clock period from one cycle to the next cycle observed over 15,000 cycles. Tektronix TDSJIT3 Jitter Analysis software was used to derive the maximum and minimum jitter value.




6.8 Typical Characteristics






7 Parameter Measurement Information



All input timing is defined at IOVDD / 2 on an input signal with a 10% to 90% rise or fall time of less than 3 ns. CLKSEL = 0 V.

Figure 6. Set Up and Hold Time Definition







Figure 7. Test Load and Voltage Definitions for LVDS Outputs



SN65LVDS93A-Q1 SLLSEM1B – FEBRUARY 2015 – REVISED APRIL 2015

	Parameter Mea	surement Infor	mation (continu	ued)	
D0,8,16					
D1,9,17			1		
D2,10,18			1		
D3,11,19					
D4-7,12-15,20-23					,I,
D24-27					i ,
The 16 grays	scale test pattern test device pov	wer consumption for a 8. 16 Grayscale ⁻			
	rigure	o. To Grayscale			
CLKIN	↓	≯ Г		ı	
EVEN Dn		U			
ODD Dn			-		
The worst-ca	ase test pattern produces nearly Figure 9.	Worst-Case Pow		ne LVDS outputs.	
		t ₇	>		
CLKOUT					Γ
		t			
		t ₆			
	▲t ₃	t₄►			
	$ \underbrace{ $	→			
Υ η χ					
···· <u>/</u>		_^.\^.\^.	^		
	~2.5V	CL		V _{OD(F}	1)
CLKIN	1.40V		or Yn	/ 0.00\ ``	/
	~0.5V				-)
	t ₇		t ₀₋₀		
CLKOUT is	shown with CLKSEL at high-leve	el.			






ISTRUMENTS

EXAS








8 Detailed Description

8.1 Overview

FlatLink[™] is an LVDS SerDes data transmission system. The SN65LVDS93A-Q1 takes in three (or four) data words each containing seven single-ended data bits and converts this to an LVDS serial output. Each serial output runs at seven times that of the parallel data rate. The deserializer (receiver) device operates in the reverse manner. The three (or four) LVDS serial inputs are transformed back to the original seven-bit parallel single-ended data. FlatLink[™] devices are available in 21:3 or 28:4 SerDes ratios.

- The 21-bit devices are designed for 6-bit RGB video for a total of 18 bits in addition to three extra bits for horizontal synchronization, vertical synchronization, and data enable.
- The 28-bit devices are intended for 8-bit RGB video applications. Again, the extra four bits are for horizontal synchronization, vertical synchronization, data enable, and the remaining is the reserved bit. These 28-bit devices can also be used in 6-bit and 4-bit RGB applications as shown in the subsequent system diagrams.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 TTL Input Data

The data inputs to the transmitter come from the graphics processor and consist of up to 24 bits of video information, a horizontal synchronization bit, a vertical synchronization bit, an enable bit, and a spare bit. The data can be loaded into the registers upon either the rising or falling edge of the input clock selectable by the CLKSEL pin. Data inputs are 1.8 V to 3.3 V tolerant for the SN65LVDS93A-Q1 and can connect directly to low-power, low-voltage application and graphic processors. The bit mapping is listed in Table 1.

		0	
	RED	GREEN	BLUE
LSB	R0	G0	B0
	R1	G1	B1
	R2	G2	B2
4-bit MSB	R3	G3	В3
	R4	G4	B4
6-bit MSB	R5	G5	B5
	R6	G6	B6
8-bit MSB	R7	G7	В7

Table 1. Pixel Bit Ordering

8.3.2 LVDS Output Data

The pixel data assignment is listed in Table 2 for 24-bit, 18-bit, and 12-bit color hosts.

SERIAL			8-BIT		6-BIT	4-BIT	
CHANNEL	DATA BITS	FORMAT-1	FORMAT-2	FORMAT-3		NON-LINEAR STEP SIZE	LINEAR STEP SIZE
	D0	R0	R2	R2	R0	R2	VCC
	D1	R1	R3	R3	R1	R3	GND
	D2	R2	R4	R4	R2	R0	R0
Y0	D3	R3	R5	R5	R3	R1	R1
	D4	R4	R6	R6	R4	R2	R2
	D6	R5	R7	R7	R5	R3	R3
	D7	G0	G2	G2	G0	G2	VCC
	D8	G1	G3	G3	G1	G3	GND
	D9	G2	G4	G4	G2	G0	G0
	D12	G3	G5	G5	G3	G1	G1
Y1	D13	G4	G6	G6	G4	G2	G2
	D14	G5	G7	G7	G5	G3	G3
	D15	B0	B2	B2	B0	B2	VCC
	D18	B1	B3	B3	B1	B3	GND
	D19	B2	B4	B4	B2	B0	B0
	D20	B3	B5	B5	B3	B1	B1
	D21	B4	B6	B6	B4	B2	B2
Y2	D22	B5	B7	B7	B5	B3	B3
	D24	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC
	D25	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC
	D26	ENABLE	ENABLE	ENABLE	ENABLE	ENABLE	ENABLE

Table 2. Pixel Data Assignment

				5	· · ·			
SERIAL			8-BIT		6-BIT	4-BIT		
CHANNEL	DATA BITS	FORMAT-1	FORMAT-2	FORMAT-3		NON-LINEAR STEP SIZE	LINEAR STEP SIZE	
	D27	R6	R0	GND	GND	GND	GND	
	D5	R7	R1	GND	GND	GND	GND	
	D10	G6	G0	GND	GND	GND	GND	
Y3	D11	G7	G1	GND	GND	GND	GND	
	D16	B6	B0	GND	GND	GND	GND	
	D17	B7	B1	GND	GND	GND	GND	
	D23	RSVD	RSVD	GND	GND	GND	GND	
CLKOUT	CLKIN	CLK	CLK	CLK	CLK	CLK	CLK	

Table 2. Pixel Data Assignment (continued)

8.4 Device Functional Modes

8.4.1 Input Clock Edge

The transmission of data bits D0 through D27 occurs as each are loaded into registers upon the edge of the CLKIN signal, where the rising or falling edge of the clock may be selected via CLKSEL. The selection of a clock rising edge occurs by inputting a high level to CLKSEL, which is achieved by populating pull-up resistor to pull CLKSEL=high. Inputting a low level to select a clock falling edge is achieved by directly connecting CLKSEL to GND.

8.4.2 Low Power Mode

The SN65LVDS93A-Q1 can be put in low-power consumption mode by active-low input SHTDN#. Connecting pin SHTDN# to GND will inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low-level. Populate a pull-up to VCC on SHTDN# to enable the device for normal operation.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section describes the power up sequence, provides information on device connectivity to various GPU and LCD display panels, and offers a PCB routing example.

9.2 Typical Application




Figure 14. Schematic Example (SN65LVDS93A-Q1 Evaluation Board)

Typical Application (continued)

9.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
VCC	3.3 V
VCCIO	1.8 V
CLKIN	Falling edge
SHTDN#	High
Format	18-bit GPU to 24-bit LCD

9.2.2 Detailed Design Procedure

9.2.2.1 Power Up Sequence

The SN65LVDS93A-Q1 does not require a specific power up sequence.

It is permitted to power up IOVCC while VCC, VCCPLL, and VCCLVDS remain powered down and connected to GND. The input level of the SHTDN during this time does not matter as only the input stage is powered up while all other device blocks are still powered down.

It is also permitted to power up all 3.3V power domains while IOVCC is still powered down to GND. The device will not suffer damage. However, in this case, all the I/Os are detected as logic HIGH, regardless of their true input voltage level. Hence, connecting SHTDN to GND will still be interpreted as a logic HIGH; the LVDS output stage will turn on. The power consumption in this condition is significantly higher than standby mode, but still lower than normal mode.

The user experience can be impacted by the way a system powers up and powers down an LCD screen. The following sequence is recommended:

Power up sequence (SN65LVDS93A-Q1 SHTDN input initially low):

- 1. Ramp up LCD power (maybe 0.5ms to 10ms) but keep backlight turned off.
- 2. Wait for additional 0-200ms to ensure display noise won't occur.
- 3. Enable video source output; start sending black video data.
- 4. Toggle SN65LVDS93A-Q1 shutdown to $\overline{SHTDN} = V_{IH}$.
- 5. Send >1ms of black video data; this allows the SN65LVDS93A-Q1 to be phase locked, and the display to show black data first.
- 6. Start sending true image data.
- 7. Enable backlight.

Power Down sequence (SN65LVDS93A-Q1 SHTDN input initially high):


- 1. Disable LCD backlight; wait for the minimum time specified in the LCD data sheet for the backlight to go low.
- 2. Video source output data switch from active video data to black image data (all visible pixel turn black); drive this for >2 frame times.
- 3. Set SN65LVDS93A-Q1 input SHTDN = GND; wait for 250ns.
- 4. Disable the video output of the video source.
- 5. Remove power from the LCD panel for lowest system power.

9.2.2.2 Signal Connectivity

While there is no formal industry standardized specification for the input interface of LVDS LCD panels, the industry has aligned over the years on a certain data format (bit order). Figure 15 through Figure 18 show how each signal should be connected from the graphic source through the SN65LVDS93A-Q1 input, output and LVDS LCD panel input. Detailed notes are provided with each figure.

Texas Instruments

www.ti.com



Note A. **FORMAT**: The majority of 24-bit LCD display panels require the two most significant bits (2 MSB) of each color to be transferred over the 4th serial data output Y3. A few 24-bit LCD display panels require the two LSBs of each color to be transmitted over the Y3 output. The system designer needs to verify which format is expected by checking the LCD display data sheet.

- Format 1: use with displays expecting the 2 MSB to be transmitted over the 4th data channel Y3. This is the dominate data format for LCD panels.
- Format 2: use with displays expecting the 2 LSB to be transmitted over the 4th data channel.

Note B. **Rpullup**: install only to use rising edge triggered clocking.

Rpulldown: install only to use falling edge triggered clocking.


- C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
- C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
- C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.
- Note C. If RSVD is not driven to a valid logic level, then an external connection to GND is recommended.

Note D. RSVD must be driven to a valid logic level. All unused SN65LVDS93A-Q1 inputs must be tied to a valid logic level.

Figure 15. 24-Bit Color Host to 24-Bit LCD Panel Application







Note A. Leave output Y3 NC.


Note B.**Rpullup**: install only to use rising edge triggered clocking. **Rpulldown**: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
- C2: decoupling cap for the VDD supply; install at least 1x0.1μF and 1x0.01μF.
- C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.

Figure 16. 18-Bit Color Host to 18-Bit Color LCD Panel Display Application

NSTRUMENTS

FEXAS



Note A. Leave output Y3 N.C.

Note B. **R3**, **G3**, **B3**: this MSB of each color also connects to the 5th bit of each color for increased dynamic range of the entire color space at the expense of none-linear step sizes between each step. For linear steps with less dynamic range, connect D1, D8, and D18 to GND.


R2, G2, B2: these outputs also connects to the LSB of each color for increased, dynamic range of the entire color space at the expense of none-linear step sizes between each step. For linear steps with less dynamic range, connect D0, D7, and D15 to VCC.

Note C.**Rpullup**: install only to use rising edge triggered clocking. **Rpulldown**: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1x0.01µF.
- C2: decoupling cap for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
- C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.

Figure 17. 12-Bit Color Host to 18-Bit Color LCD Panel Display Application





Note A. Leave output Y3 NC.

Note B. R0, R1, G0, G1, B0, B1: For improved image quality, the GPU should dither the 24-bit output pixel down to 18-bit per pixel.

NoteC.**Rpullup**: install only to use rising edge triggered clocking.

Rpulldown: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least $1 \times 0.01 \mu$ F.
- C2: decoupling cap for the VDD supply; install at least 1x0.1 μF and 1x0.01 $\mu F.$
- C3: decoupling cap for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.

Figure 18. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application


SN65LVDS93A-Q1


SLLSEM1B-FEBRUARY 2015-REVISED APRIL 2015




9.2.2.3 PCB Routing

Figure 19 shows a possible breakout of the data input and output signals on two layers of a printed circuit board.





9.2.3 Application Curve





10 Power Supply Recommendations

Power supply PLL, IO, and LVDS pins must be uncoupled from each.

11 Layout

11.1 Layout Guidelines

11.1.1 Board Stackup

There is no fundamental information about how many layers should be used and how the board stackup should look. Again, the easiest way the get good results is to use the design from the EVMs of Texas Instruments. The magazine *Elektronik Praxis* has published an article with an analysis of different board stackups. These are listed in Table 3. Generally, the use of microstrip traces needs at least two layers, whereas one of them must be a GND plane. Better is the use of a four-layer PCB, with a GND and a VCC plane and two signal layers. If the circuit is complex and signals must be routed as stripline, because of propagation delay and/or characteristic impedance, a six-layer stackup should be used.

	MODEL 1	MODEL 2	MODEL 3	MODEL 4
Layer 1	SIG	SIG	SIG	GND
Layer 2	SIG	GND	GND	SIG
Layer 3	VCC	VCC	SIG	VCC
Layer 4	GND	SIG	VCC	SIG
Decoupling	Good	Good	Bad	Bad
EMC	Bad	Bad	Bad	Bad
Signal Integrity	Bad	Bad	Good	Bad
Self Disturbance	Satisfaction	Satisfaction	Satisfaction	High

Table 3. Possible Board Stackup on a Four-Layer PCB

11.1.2 Power and Ground Planes

A complete ground plane in high-speed design is essential. Additionally, a complete power plane is recommended as well. In a complex system, several regulated voltages can be present. The best solution is for every voltage to have its own layer and its own ground plane. But this would result in a huge number of layers just for ground and supply voltages. What are the alternatives? Split the ground planes and the power planes? In a mixed-signal design, e.g., using data converters, the manufacturer often recommends splitting the analog ground and the digital ground to avoid noise coupling between the digital part and the sensitive analog part. Take care when using split ground planes because:

- Split ground planes act as slot antennas and radiate.
- A routed trace over a gap creates large loop areas, because the return current cannot flow beside the signal, and the signal can induce noise into the nonrelated reference plane (Figure 21).
- With a proper signal routing, crosstalk also can arise in the return current path due to discontinuities in the ground plane. Always take care of the return current (Figure 22).

For Figure 22, do not route a signal referenced to digital ground over analog ground and vice versa. The return current cannot take the direct way along the signal trace and so a loop area occurs. Furthermore, the signal induces noise, due to crosstalk (dotted red line) into the analog ground plane.

NSTRUMENTS

FEXAS

www.ti.com




Figure 21. Loop Area and Crosstalk Due to Poor Signal Routing and Ground Splitting





Figure 22. Crosstalk Induced by the Return Current Path

11.1.3 Traces, Vias, and Other PCB Components

A right angle in a trace can cause more radiation. The capacitance increases in the region of the corner, and the characteristic impedance changes. This impedance change causes reflections.

- Avoid right-angle bends in a trace and try to route them at least with two 45° corners. To minimize any impedance change, the best routing would be a round bend (see Figure 23).
- Separate high-speed signals (e.g., clock signals) from low-speed signals and digital from analog signals; again, placement is important.
- To minimize crosstalk not only between two signals on one layer but also between adjacent layers, route them with 90° to each other.







11.2 Layout Example




Figure 24. SN65LVDS93A-Q1 EVM Top Layer – TSSOP Package

SN65LVDS93A-Q1 SLLSEM1B-FEBRUARY 2015-REVISED APRIL 2015

www.ti.com

INSTRUMENTS

Texas

Layout Example (continued)




Figure 25. SN65LVDS93A-Q1 EVM VCC Layer – TSSOP Package



12 Device and Documentation Support

12.1 Trademarks

OMAP, DaVinci, FlatLink are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS93AIDGGRQ1	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS93AQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65LVDS93A-Q1 :



PACKAGE OPTION ADDENDUM

10-Dec-2020

Catalog: SN65LVDS93A

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS93AIDGGRQ1	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2015



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS93AIDGGRQ1	TSSOP	DGG	56	2000	367.0	367.0	45.0

PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated