

SYNCHRONOUS SWITCHMODE, LI-ION AND LI-POLYMER CHARGE-MANAGEMENT IC WITH INTEGRATED POWER FETs (bqSWITCHER™)

Check for Samples: bq24105-Q1


FEATURES

- Qualified for Automotive Applications
- Ideal For Highly Efficient Charger Designs For Single-, Two-, or Three-Cell Li-lon and Li-Polymer Battery Packs
- Also for LiFePO₄ Battery (see Using bq24105 to Charge LiFePO4 Battery)
- Integrated Synchronous Fixed-Frequency PWM Controller Operating at 1.1 MHz With 0% to 100% Duty Cycle
- Integrated Power FETs For Up To 2-A Charge Rate
- High-Accuracy Voltage and Current Regulation
- Stand-Alone (Built-In Charge Management and Control) Version
- Status Outputs For LED or Host Processor Interface Indicates Charge-In-Progress, Charge Completion, Fault, and AC-Adapter Present Conditions
- 20-V Maximum Voltage Rating on IN and OUT Pins
- High-Side Battery Current Sensing
- Battery Temperature Monitoring
- Automatic Sleep Mode for Low Power Consumption
- Reverse Leakage Protection Prevents Battery Drainage
- Thermal Shutdown and Protection
- Built-In Battery Detection
- Available in 20-Pin, 3.5 mm x 4.5 mm, QFN Package

DESCRIPTION

The bqSWITCHER™ series are highly integrated Liion and Li-polymer switch-mode charge management devices targeted at a wide range of portable applications. The bqSWITCHER™ series offers integrated synchronous PWM controller and power FETs, high-accuracy current and voltage regulation, charge preconditioning, charge status, and charge termination, in a small, thermally enhanced QFN package.

The bqSWITCHER charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on user-selectable minimum current level. A programmable charge timer provides a safety backup for charge termination. The bqSWITCHER automatically restarts the charge cycle if the battery voltage falls below an internal threshold. The bqSWITCHER automatically enters sleep mode when V_{CC} supply is removed.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

bqSWITCHER, PowerPAD are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	QFN – RHL	Reel of 3000	BQ24105IRHLRQ1	BQ24105	

- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
 web site at www.ti.com.
- Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

	Supply voltage range (with respect to V _{SS})	IN, VCC	20 V
	117 5 5 1 30/	STAT1, STAT2, PG, CE, SNS, BAT	-0.3 V to 20 V
		OUT	–0.7 V to 20 V
	Input voltage range (with respect to V _{SS} and PGND)	TS, TTC	7 V
		VTSB	3.6 V
		ISET1, ISET2	3.3 V
	Voltage difference between SNS and BAT inputs (V _S	NS – V _{BAT})	±1 V
	Output sink	STAT1, STAT2, PG	10 mA
	Output current (average)	OUT	2.2 A
T _A	Operating free-air temperature range		-40°C to 85°C
TJ	Junction temperature range	-40°C to 125°C	
T _{stg}	Storage temperature	-65°C to 150°C	
	Lead temperature 1,6 mm (1/16 inch) from case for 1	0 seconds	300°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE DISSIPATION RATINGS

PACKAGE	θ _{JA}	θ _{JC}	T _A < 40°C POWER RATING	DERATING FACTOR ABOVE T _A = 40°C
RHL ⁽¹⁾	46.87°C/W	2.5°C/W	1.81 W	0.021 W/°C

⁽¹⁾ This data is based on using the JEDEC High-K board, and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2x3 via matrix.

RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Supply voltage, V _{CC} and IN (Tie together)	4.35 ⁽¹⁾	16 ⁽²⁾	V
Operating junction temperature range, T _J	-40	125	°C

- (1) The IC continues to operate below V_{min} , to 3.5 V, but the specifications are not tested and not specified.
- (2) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the IN or OUT pins. A tight layout minimizes switching noise.

ELECTRICAL CHARACTERISTICS

T_J = 0°C to 125°C and recommended supply voltage range (unless otherwise stated)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Currents					



ELECTRICAL CHARACTERISTICS (continued)

 $T_{\rm J} = 0$ °C to 125°C and recommended supply voltage range (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _{CC} > V _{CC(min)} , PWM switching		10		
I _(VCC)	V _{CC} supply current	V _{CC} > V _{CC(min)} , PWM NOT switching			5	mA
. ,		$V_{CC} > V_{CC(min)}, \overline{CE} = HIGH$			315	μA
		$0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 65^{\circ}\text{C}, \text{ V}_{\text{I(BAT)}} = 4.2 \text{ V},$ $\text{V}_{\text{CC}} < \text{V}_{\text{(SLP)}} \text{ or V}_{\text{CC}} > \text{V}_{\text{(SLP)}} \text{ but not in charge}$			3.5	
(SLP)	Battery discharge sleep current, (SNS, BAT, OUT, FB pins)	$0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 65^{\circ}\text{C}, \text{ V}_{\text{I(BAT)}} = 8.4 \text{ V}, \\ \text{V}_{\text{CC}} < \text{V}_{\text{(SLP)}} \text{ or V}_{\text{CC}} > \text{V}_{\text{(SLP)}} \text{ but not in charge}$			5.5	μΑ
		$0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 65^{\circ}\text{C}, \ V_{\text{I(BAT)}} = 12.6 \ \text{V}, \ V_{\text{CC}} < V_{\text{(SLP)}} \ \text{or} \ V_{\text{CC}} > V_{\text{(SLP)}} \ \text{but not in charge}$			7.7	
Voltage Re	egulation					
V_{IBAT}	Feedback regulation REF for bq24105 (W/FB)	I _{IBAT} = 25 nA typical into pin		2.1		٧
	Voltage regulation accuracy	T _A = 25°C	-0.5%		0.5%	
	Voltage regulation accuracy		-1%		1%	
Current Re	egulation - Fast Charge					
OCHARGE	Output current range of converter	$V_{LOWV} \le V_{I(BAT)} < V_{OREG},$ $V_{(VCC)} - V_{I(BAT)} > V_{(DO-MAX)}$	150		2000	mA
V_IREG	Voltage regulated across R _(SNS) Accuracy	$\begin{array}{l} 100 \text{ mV} \leq V_{IREG} \leq 200 \text{ mV}, \\ \\ V_{IREG} = \frac{1V}{RSET1} \times 1000, \\ \\ Programmed Where \\ 5 k\Omega \leq RSET1 \leq 10 k\Omega, \text{ Select RSET1 to } \\ program V_{IREG}, \\ V_{IREG(measured)} = I_{OCHARGE} + R_{SNS} \\ (-10\% \text{ to } 10\% \text{ excludes errors due to } RSET1 \\ and R_{(SNS)} \text{ tolerances}) \end{array}$	-10%		10%	
V _(ISET1)	Output current set voltage	$\begin{aligned} &V_{(LOWV)} \leq V_{I(BAT)} \leq V_{O(REG)}, \\ &V_{(VCC)} \leq V_{I(BAT)} \times v_{(DO\text{-}MAX)} \end{aligned}$		1		V
K _(ISET1)	Output current set factor	$\begin{split} &V_{LOWV} \leq V_{I(BAT)} < V_{O(REG)}, \\ &V_{(VCC)} \leq V_{I(BAT)} + v_{(DO\text{-MAX})} \end{split}$		1000		V/A
Precharge	and Short-Circuit Current Regulation					
V_{LOWV}	Precharge to fast-charge transition voltage threshold, BAT, bq24100/03/03A/04/05/08/09 ICs only		68	71.4	75	%V _{O(REG}
t	Deglitch time for precharge to fast charge transition,	Rising voltage; t _{RISE} , t _{FALL} = 100 ns, 2-mV overdrive	20	30	40	ms
OPRECHG	Precharge range	V _{I(BAT)} < V _{LOWV} , t < t _{PRECHG}	15		200	mA
V _(ISET2)	Precharge set voltage, ISET2	V _{I(BAT)} < V _{LOWV} , t < t _{PRECHG}		100		mV
<(ISET2)	Precharge current set factor			1000		V/A
V _{IREG-PRE}	Voltage regulated across R _{SNS} -Accuracy	100 mV ≤ $V_{IREG-PRE}$ ≤ 100 mV, $V_{IREG-PRE} = \frac{0.1V}{RSET2} \times 1000,$ (PGM) Where 1.2 kΩ ≤ RSET2 ≤ 10 kΩ, Select RSET1 to program $V_{IREG-PRE}$, (Measured) = $I_{OPRE-CHG} \times R_{SNS}$ (-20% to 20% excludes errors due to RSET1 and R_{SNS} tolerances)	-20%		20%	
Charge Te	rmination (Current Taper) Detection	and the state of				
TERM	Charge current termination detection range	$V_{I(BAT)} > V_{RCH}$	15		200	mA
V _{TERM}	Charge termination detection set voltage, ISET2	$V_{I(BAT)} > V_{RCH}$		100		mV
<(ISET2)	Termination current set factor			1000		V/A
	Charger termination accuracy	$V_{I(BAT)} > V_{RCH}$	-20%		20%	



ELECTRICAL CHARACTERISTICS (continued)

 $T_J = 0$ °C to 125 °C and recommended supply voltage range (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
% _{LTF}	Cold temperature threshold, TS, % of bias	$V_{LTF} = V_{O(VTSB)} \times \% LTF/100$	72.8%	73.5%	74.2%	
% _{HTF}	Hot temperature threshold, TS, % of bias	V _{HTF} = V _{O(VTSB)} × % HTF/100	33.7%	34.4%	35.1%	
%тсо	Cutoff temperature threshold, TS, % of bias	V _{TCO} = V _{O(VTSB)} × % TCO/100	28.7%	29.3%	29.9%	
	LTF hysteresis		0.5%	1%	1.5%	
t _{dg-TS}	Deglitch time for temperature fault, TS	perature fault, TS Both rising and falling, 2-mV overdrive t _{RISE} , t _{FALL} = 100 ns 20 30		40	ms	
V _{O(VTSB)}	TS bias output voltage	$V_{CC} > V_{IN(min)},$ $I_{(VTSB)} = 10$ mA 0.1 μ F $\leq C_{O(VTSB)} \leq 1$ μ F		3.15		V
V _{O(VTSB)}	TS bias voltage regulation accuracy	$ \begin{vmatrix} V_{\text{CC}} > _{\text{IN(min)}}, \\ I_{(\text{VTSB})} = 10 \text{ mA } 0.1 \mu\text{F} \leq C_{\text{O(VTSB)}} \leq 1 \mu\text{F} $	-10%		10%	
Battery Re	charge Threshold					
V _{RCH}	Recharge threshold voltage	Below V _{OREG}	75	100	125	mV/cell
dg-RCH	Deglitch time	$V_{I(BAT)}$ < decreasing below threshold, t_{FALL} = 100 ns 10-mV overdrive	20	30	40	ms
Stat1, Stat	2, and PG Outputs					
V _{OL(STATx)}	Low-level output saturation voltage, STATx	I _O = 5 mA			0.5	V
V _{OL(PG)}	Low-level output saturation voltage, PG	I _O = 10 mA			0.1	V
CE Input						
V _{IL}	Low-level input voltage	$I_{IL} = 5 \mu A$	0		0.4	
V _{IH}	High-level input voltage	I _{IH} = 20 μA	1.3		V _{CC}	V
TTC Input						
t _{PRECHG}	Precharge timer		1440	1800	2160	s
t _{CHARGE}	Programmable charge timer range	$t_{(CHG)} = C_{(TTC)} \times K_{(TTC)}$	25		572	minutes
	Charge timer accuracy	0.01 μF ≤ C _(TTC) ≤ 0.18 μF	-10%		10%	
K _{TTC}	Timer multiplier			2.6		min/nF
C _{TTC}	Charge time capacitor range		0.01		0.22	μF
V _{TTC_EN}	TTC enable threshold voltage	V _(TTC) rising		200		mV



ELECTRICAL CHARACTERISTICS (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Sleep Com	parator		•		•		
V	Sleep-mode entry threshold	2.3 V ≤ V _{I(OUT)} ≤ V _{OREG,} for 1 or 2 cells	V _{CC} ≤ V _{IBAT} +5 mV		V _{CC} ≤ V _{IBAT} +75 mV	٧	
V _{SLP-ENT}	Sleep-mode entry timeshold	$\begin{array}{ c c c c c }\hline V_{I(OUT)} = 12.6 \ V, \ R_{IN} = 1 \ k\Omega \\ bq24105/15^{(1)} \end{array}$	V _{CC} ≤ V _{IBAT} -4 mV		V _{CC} ≤ V _{IBAT} +73 mV		
V _{SLP-EXIT}	Sleep-mode exit hysteresis,	2.3 V ≤ V _{I(OUT)} ≤ V _{OREG}	40		160	mV	
•	Declitch time for clean made	$ \begin{array}{l} V_{CC} \mbox{ decreasing below threshold,} \\ t_{FALL} = 100 \mbox{ ns, } 10\mbox{-mV overdrive,} \\ \mbox{PMOS turns off} \end{array} $		5		μs	
dg-SLP Deglitch time for sleep mode		V_{CC} decreasing below threshold, t_{FALL} = 100 ns, 10-mV overdrive, STATx pins turn off	20	30	40	ms	
UVLO							
V _{UVLO-ON}	IC active threshold voltage	V _{CC} rising	3.15	3.30	3.50	V	
	IC active hysteresis	V _{CC} falling	120	150		mV	
PWM							
	Internal P-channel MOSFET on-resistance	$7 \text{ V} \leq \text{V}_{CC} \leq \text{V}_{CC(max)}$			400		
	internal F-channel MOSFET on-resistance	4.5 V ≤ V _{CC} ≤ 7 V			500	mΩ	
	Internal N-channel MOSFET on-resistance	$7 \text{ V} \leq V_{CC} \leq V_{CC(max)}$			130	11122	
	internal N-Chambel MOSI ET On-resistance	4.5 V ≤ V _{CC} ≤ 7 V			150	150	
f _{OSC}	Oscillator frequency			1.1		MHz	
	Frequency accuracy		-9%		9%		
D _{MAX}	Maximum duty cycle				100%		
D _{MIN}	Minimum duty cycle		0%				
t _{TOD}	Switching delay time (turn on)			20		ns	
t _{syncmin}	Minimum synchronous FET on time			60		ns	
	Synchronous FET minimum current-off threshold ⁽²⁾		50		400	mA	
Battery De	tection						
I _{DETECT}	Battery detection current during time-out fault	$V_{I(BAT)} < V_{OREG} - V_{RCH}$		2		mA	
I _{DISCHRG1}	Discharge current	$V_{SHORT} < V_{I(BAT)} < V_{OREG} - V_{RCH}$		400		μΑ	
t _{DISCHRG1}	Discharge time	$V_{SHORT} < V_{I(BAT)} < V_{OREG} - V_{RCH}$		1		s	
I _{WAKE}	Wake current	$V_{SHORT} < V_{I(BAT)} < V_{OREG} - V_{RCH}$		2		mA	
t _{WAKE}	Wake time	V _{SHORT} < V _{I(BAT)} < V _{OREG} - V _{RCH}		0.5		s	
I _{DISCHRG2}	Termination discharge current	Begins after termination detected, $V_{I(BAT)} \le V_{OREG}$		400		μΑ	
t _{DISCHRG2}	Termination time			262		ms	
Output Ca	pacitor						
C _{OUT}	Required output ceramic capacitor range from SNS to PGND, between inductor and R_{SNS}		4.7	10	47	μF	
C _{SNS}	Required SNS capacitor (ceramic) at SNS pin			0.1		μF	
Protection							
V _{OVP}	OVP threshold voltage	Threshold over V _{OREG} to turn off P-channel MOSFET, STAT1, and STAT2 during charge or termination states	110	117	121	%V _{O(REG)}	
LIMIT	Cycle-by-cycle current limit		2.6	3.6	4.5	Α	
V _{SHORT}	Short-circuit voltage threshold, BAT	V _{I(BAT)} falling	1.95	2	2.05	V/cell	
I _{SHORT}	Short-circuit current	V _{I(BAT)} ≤ V _{SHORT}	35		65	mA	
T _{SHTDWN}	Thermal trip			165		°C	
	Thermal hysteresis			10		°C	

For bq24105 and bq24115 only. $R_{\rm IN}$ is connected between IN and PGND pins and needed to ensure sleep entry. N-channel always turns on for ~60 ns and then turns off if current is too low.



TERMINAL FUNCTIONS

TERMIN	AL	I/O	DECODIDATION
NAME	NO.	1/0	DESCRIPTION
BAT	14	1	Battery voltage sense input. Bypass it with a 0.1 μ F capacitor to PGND if there are long <i>inductive</i> leads to battery.
CE	16	I	Charger enable input. This active low input, if set high, suspends charge and places the device in the low-power sleep mode. Do not pull up this input to VTSB.
FB	13	I	Output voltage analog feedback adjustment. Connect the output of a resistive voltage divider powered from the battery terminals to this node to adjust the output battery voltage regulation.
IN	3, 4	I	Charger input voltage.
ISET1	8	I/O	Charger current set point 1 (fast charge). Use a resistor to ground to set this value.
ISET2	9	I/O	Charge current set point 2 (precharge and termination), set by a resistor connected to ground.
OUT	1, 20	0	Charge current output inductor connection. Connect a zener TVS diode between OUT pin and PGND pin to clamp the voltage spike to protect the power MOSFETs during abnormal conditions.
PG	5	0	Power-good status output (open drain). The transistor turns on when a valid V_{CC} is detected. It is turned off in the sleep mode. \overline{PG} can be used to drive a LED or communicate with a host processor.
PGND	17,18		Power ground input
SNS	15	I	Charge current-sense input. Battery current is sensed via the voltage drop developed on this pin by an external sense resistor in series with the battery pack. A 0.1-µF capacitor to PGND is required.
STAT1	2	0	Charge status 1 (open-drain output). When the transistor turns on indicates charge in process. When it is off and with the condition of STAT2 indicates various charger conditions (see Table 1).
STAT2	19	0	Charge status 2 (open-drain output). When the transistor turns on indicates charge is done. When it is off and with the condition of STAT1 indicates various charger conditions (see Table 1).
TS	12	ı	Temperature sense input. This input monitors its voltage against an internal threshold to determine if charging is allowed. Use an NTC thermistor and a voltage divider powered from VTSB to develop this voltage (see Figure 6).
TTC	7	I	Timer and termination control. Connect a capacitor from this node to GND to set the bqSWITCHER timer. When this input is low, the timer and termination detection are disabled.
VCC	6	I	Analog device input. A 0.1-µF capacitor to VSS is required.
VSS	10		Analog ground input
VTSB	11	0	TS internal bias regulator voltage. Connect capacitor (with a value between a 0.1 - μF and 1 - μF) between this output and VSS.
Exposed Thermal Pad	Pad		There is an internal electrical connection between the exposed thermal pad and VSS. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. The power pad can be used as a $star$ ground connection between V_{SS} and PGND. A common ground plane may be used. VSS pin must be connected to ground at all times.



TYPICAL APPLICATION CIRCUIT






Figure 1. Stand-Alone 2-Cell Application




TYPICAL OPERATING PERFORMANCE







FUNCTIONAL BLOCK DIAGRAM





OPERATIONAL FLOW CHART




Figure 4. Stand-Alone Version Operational Flow Chart



DETAILED DESCRIPTION

The bqSWITCHER™ supports a precision Li-ion or Li-polymer charging system for one-, two-, or three-cell applications. See Figure 4 for a typical charge profile.




Figure 5. Typical Charging Profile

PWM Controller

The bq24105 provides an integrated fixed 1MHz frequency voltage-mode controller with Feed-Forward function to regulate charge current or voltage. This type of controller is used to help improve line transient response, thereby simplifying the compensation network used for both continuous and discontinuous current conduction operation. The voltage and current loops are internally compensated using a Type-III compensation scheme that provides enough phase boost for stable operation, allowing the use of small ceramic capacitors with very low ESR. There is a 0.5-V offset on the bottom of the PWM ramp to allow the device to operate between 0% to 100% duty cycle.

The internal PWM gate drive can directly control the internal PMOS and NMOS power MOSFETs. The high-side gate voltage swings from V_{CC} (when off), to $V_{CC}-6$ (when on and V_{CC} is greater than 6 V) to help reduce the conduction losses of the converter by enhancing the gate an extra volt beyond the standard 5V. The low-side gate voltage swings from 6 V, to turn on the NMOS, down to PGND to turn it off. The bq24105 has two back to back common-drain P-MOSFETs on the high side. An input P-MOSFET prevents battery discharge when IN is lower than BAT. The second P-MOSFET behaves as the switching control FET, eliminating the need of a bootstrap capacitor.

Cycle-by-cycle current limit is sensed through the internal high-side sense FET. The threshold is set to a nominal 3.6A peak current. The low-side FET also has a current limit that decides if the PWM Controller will operate in synchronous or non-synchronous mode. This threshold is set to 100mA and it turns off the low-side NMOS before the current reverses, preventing the battery from discharging. Synchronous operation is used when the current of the low-side FET is greater than 100mA to minimize power losses.



Temperature Qualification

The bqSWITCHER continuously monitors battery temperature by measuring the voltage between the TS pin and VSS pin. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this voltage. The bqSWITCHER compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the battery temperature must be within the $V_{(LTF)}$ -to- $V_{(HTF)}$ thresholds. If battery temperature is outside of this range, the bqSWITCHER suspends charge and waits until the battery temperature must be within the $V_{(LTF)}$ -to- $V_{(TCO)}$ thresholds. If battery temperature is outside of this range, the bqSWITCHER suspends charge and waits until the battery temperature is within the $V_{(LTF)}$ -to- $V_{(HTF)}$ range. The bqSWITCHER suspends charge by turning off the PWM and holding the timer value (i.e., timers are not reset during a suspend condition). Note that the bias for the external resistor divider is provided from the VTSB output. Applying a constant voltage between the $V_{(LTF)}$ -to- $V_{(HTF)}$ thresholds to the TS pin disables the temperature-sensing feature.

$$RT2 = \frac{V_{O(VTSB)} \times RTH_{COLD} \times RTH_{HOT} \times \left[\frac{1}{V_{LTF}} - \frac{1}{V_{HTF}}\right]}{RTH_{HOT} \times \left(\frac{V_{O(VTSB)}}{V_{HTF}} - 1\right) - RTH_{COLD} \times \left(\frac{V_{O(VTSB)}}{V_{LTF}} - 1\right)}$$

RT1 =
$$\frac{\frac{V_{O(VTSB)}}{V_{LTF}} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$
 Where:
$$V_{LTF} = V_{O(VTSB)} \times \%_{LTF+100} / 100$$

$$V_{HTF} = V_{O(VTSB)} \times \%_{HTF+100} / 100$$
 (1)




Figure 6. TS Pin Thresholds

Battery Preconditioning (Precharge)

On power up, if the battery voltage is below the V_{LOWV} threshold, the bqSWITCHER applies a precharge current, I_{PRECHG} , to the battery. This feature revives deeply discharged cells. The bqSWITCHER activates a safety timer, t_{PRECHG} , during the conditioning phase. If the V_{LOWV} threshold is not reached within the timer period, the bqSWITCHER turns off the charger and enunciates FAULT on the STATx pins. In the case of a FAULT condition, the bqSWITCHER reduces the current to I_{DETECT} . I_{DETECT} is used to detect a battery replacement condition. Fault condition is cleared by POR or battery replacement.



The magnitude of the precharge current, $I_{O(PRECHG)}$, is determined by the value of programming resistor, $R_{(ISET2)}$, connected to the ISET2 pin.

$$I_{O(PRECHG)} = \frac{K_{(ISET2)} \times V_{(ISET2)}}{\left(R_{(ISET2)} \times R_{(SNS)}\right)}$$
(2)

where

R_{SNS} is the external current-sense resistor

 $V_{(ISET2)}$ is the output voltage of the ISET2 pin

 $K_{(ISET2)}$ is the V/A gain factor

 $V_{(ISET2)}$ and $K_{(ISET2)}$ are specified in the Electrical Characteristics table.

Battery Charge Current

The battery charge current, $I_{O(CHARGE)}$, is established by setting the external sense resistor, $R_{(SNS)}$, and the resistor, $R_{(ISET1)}$, connected to the ISET1 pin.

In order to set the current, first choose $R_{(SNS)}$ based on the regulation threshold V_{IREG} across this resistor. The best accuracy is achieved when the V_{IREG} is between 100 mV and 200 mV.

$$R_{(SNS)} = \frac{V_{IREG}}{I_{OCHARGE}}$$
(3)

If the results is not a standard sense resistor value, choose the next larger value. Using the selected standard value, solve for V_{IREG} . Once the sense resistor is selected, the ISET1 resistor can be calculated using the following equation:

$$R_{ISET1} = \frac{K_{ISET1} \times V_{ISET1}}{R_{SNS} \times I_{CHARGE}}$$
(4)

Battery Voltage Regulation

The voltage regulation feedback occurs through the BAT pin. This input is tied directly to the positive side of the battery pack. The bqSWITCHER monitors the battery-pack voltage between the BAT and VSS pins.

Output regulation voltage is specified as:

$$VOREG = \frac{(R1 + R2)}{R2} \times VIBAT$$
 (5)

where R1 and R2 are resistor divider from BAT to FB and FB to VSS, respectively.

Recharge threshold voltage is specified as:

$$V_{RCH} = \frac{(R1 + R2)}{R2 \times 50 \text{ mV}}$$
 (6)



Charge Termination and Recharge

The bqSWITCHER monitors the charging current during the voltage regulation phase. Once the termination threshold, I_{TERM} , is detected, the bqSWITCHER terminates charge. The termination current level is selected by the value of programming resistor, $R_{(ISET2)}$, connected to the ISET2 pin.

$$I_{\text{TERM}} = \frac{K_{(\text{ISET2})} \times V_{\text{TERM}}}{\left(R_{(\text{ISET2})} \times R_{(\text{SNS})}\right)}$$
(7)

where

R_(SNS) is the external current-sense resistor

V_{TERM} is the output of the ISET2 pin

K_(ISET2) is the A/V gain factor

V_{TERM} and K_(ISET2) are specified in the Electrical Characteristics table

As a safety backup, the bqSWITCHER also provides a programmable charge timer. The charge time is programmed by the value of a capacitor connected between the TTC pin and GND by the following formula:

$$t_{CHARGE} = C_{(TTC)} \times K_{(TTC)}$$
 (8)

where

C_(TTC) is the capacitor connected to the TTC pin

K_(TTC) is the multiplier

A new charge cycle is initiated when one of the following conditions is detected:

- The battery voltage falls below the V_{RCH} threshold.
- Power-on reset (POR), if battery voltage is below the V_{BCH} threshold
- CE togale
- · TTC pin, described as follows.

In order to disable the charge termination and safety timer, the user can pull the TTC input below the V_{TTC_EN} threshold. Going above this threshold enables the termination and safety timer features and also resets the timer. Tying TTC high disables the safety timer only.



Sleep Mode

The bqSWITCHER enters the low-power sleep mode if the VCC pin is removed from the circuit. This feature prevents draining the battery during the absence of VCC.

Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in Table 1. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates that the open-drain transistor is turned off.

Table 1. Status Pins Summary

Charge State	STAT1	STAT2
Charge-in-progress	ON	OFF
Charge complete	OFF	ON
Charge suspend, timer fault, overvoltage, sleep mode, battery absent	OFF	OFF

Table 2. Status Pins Summary

Charge State	STAT1	STAT2
Battery absent	OFF	OFF
Charge-in-progress	ON	OFF
Charge complete	OFF	ON
Battery over discharge, V _{I(BAT)} < V _(SC)	ON/OFF (0.5 Hz)	OFF
Charge suspend (due to TS pin and internal thermal protection)	ON/OFF (0.5 Hz)	OFF
Precharge timer fault	ON/OFF (0.5 Hz)	OFF
Fast charge timer fault	ON/OFF (0.5 Hz)	OFF
Sleep mode	OFF	OFF

PG Output

The open-drain \overline{PG} (power good) indicates when the AC-to-DC adapter (i.e., V_{CC}) is present. The output turns on when sleep-mode exit threshold, $V_{SLP-EXIT}$, is detected. This output is turned off in the sleep mode. The \overline{PG} pin can be used to drive an LED or communicate to the host processor.

CE Input (Charge Enable)

The $\overline{\text{CE}}$ digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level V_{CC} signal disables the charge. A high-to-low transition on this pin also resets all timers and fault conditions. Note that the $\overline{\text{CE}}$ pin cannot be pulled up to VTSB voltage. This may create power-up issues.



Timer Fault Recovery

As shown in Figure 6, bqSWITCHER provides a recovery method to deal with timer fault conditions. The following summarizes this method.

Condition 1 $V_{I(BAT)}$ above recharge threshold (V_{OREG} - V_{RCH}) and timeout fault occurs.

Recovery method: bqSWITCHER waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge or battery removal. Once the battery falls below the recharge threshold, the bqSWITCHER clears the fault and enters the battery absent detection routine. A POR or CE toggle also clears the fault.

Condition 2 Charge voltage below recharge threshold (V_{OREG} - V_{RCH}) and timeout fault occurs

Recovery method: Under this scenario, the bqSWITCHER applies the I_{DETECT} current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, then the bqSWITCHER disables the I_{DETECT} current and executes the recovery method described in Condition 1. Once the battery falls below the recharge threshold, the bqSWITCHER clears the fault and enters the battery absent detection routine. A POR or CE toggle also clears the fault.

Output Overvoltage Protection

The bqSWITCHER provides a built-in overvoltage protection to protect the device and other components against damages if the battery voltage gets too high, as when the battery is suddenly removed. When an overvoltage condition is detected, this feature turns off the PWM and STATx pins. The fault is cleared once V_{IBAT} drops to the recharge threshold ($V_{OREG} - V_{RCH}$).

Inductor, Capacitor, and Sense Resistor Selection Guidelines

The bqSWITCHER provides internal loop compensation. With this scheme, best stability occurs when LC resonant frequency, f_0 is approximately 16 kHz (8 kHz to 32 kHz). Equation 9 can be used to calculate the value of the output inductor and capacitor. Table 3 provides a summary of typical component values for various charge rates

$$f_0 = \frac{1}{2\pi \times \sqrt{L_{\text{OUT}} \times C_{\text{OUT}}}} \tag{9}$$

Table 3. Output Components Summary

CHARGE CURRENT	0.5 A	1 A	2 A
Output inductor, L _{OUT}	22 µH	10 µH	4.7 μH
Output capacitor, C _{OUT}	4.7 µF	10 μF	22 μF (or 2 × 10 μF) ceramic
Sense resistor, R _(SNS)	0.2 Ω	0.1 Ω	0.05 Ω



Battery Detection

For applications with removable battery packs, bqSWITCHER provides a battery absent detection scheme to reliably detect insertion and/or removal of battery packs.




Figure 7. Battery Absent Detection

The voltage at the BAT pin is held above the battery recharge threshold, $V_{OREG} - V_{RCH}$, by the charged battery following fast charging. When the voltage at the BAT pin falls to the recharge threshold, either by a load on the battery or due to battery removal, the bqSWITCHER begins a battery absent detection test. This test involves enabling a detection current, $I_{DISCHARGE1}$, for a period of $t_{DISCHARGE1}$ and checking to see if the battery voltage is below the short circuit threshold, V_{SHORT} . Following this, the wake current, I_{WAKE} is applied for a period of t_{WAKE} and the battery voltage is checked again to ensure that it is above the recharge threshold. The purpose of this current is to attempt to *close* an open battery pack protector, if one is connected to the bqSWITCHER.

Passing both of the discharge and charge tests indicates a battery absent fault at the STAT pins. Failure of either test starts a new charge cycle. For the absent battery condition, typically the voltage on the BAT pin rises and falls between 0V and V_{OVP} thresholds indefinitely.






Figure 8. Battery Detect Timing Diagram

Battery Detection Example

In order to detect a *no battery* condition during the discharge and wake tests, the maximum output capacitance should not exceed the following:

a. Discharge (
$$I_{DISCHRG1} = 400 \, \mu A$$
, $t_{DISCHRG1} = 1 \, \text{s}$, $V_{SHORT} = 2 \, \text{V}$)

$$C_{MAX_DIS} = \frac{I_{DISCHRG1} \times t_{DISCHRG1}}{V_{OREG} - V_{SHORT}}$$

$$C_{MAX_DIS} = \frac{400 \, \mu A \times 1 \, \text{s}}{4.2 \, \text{V} - 2 \, \text{V}}$$

$$C_{MAX_DIS} = 182 \, \mu F$$

b. Wake ($I_{WAKE} = 2 \, \text{mA}$, $I_{WAKE} = 0.5 \, \text{s}$, $I_{OREG} - I_{RCH} = 4.1 \, \text{V}$)

$$C_{MAX_WAKE} = \frac{I_{WAKE} \times t_{WAKE}}{\left(V_{OREG} - V_{RCH}\right) - 0 V}$$

$$C_{MAX_WAKE} = \frac{2 \text{ mA} \times 0.5 \text{s}}{\left(4.2 \text{ V} - 0.1 \text{ V}\right) - 0 \text{V}}$$

$$C_{MAX_WAKE} = 244 \,\mu\text{F}$$

Based on these calculations the recommended maximum output capacitance to ensure proper operation of the battery detection scheme is 100 µF which will allow for process and temperature variations.

Figure 9 shows the battery detection scheme when a battery is inserted. Channel 3 is the output signal and Channel 4 is the output current. The output signal switches between V_{OREG} and GND until a battery is inserted. Once the battery is detected, the output current increases from 0A to 1.3A, which is the programmed charge current for this application.

(11)






Figure 9. Battery Detection Waveform When a Battery is Inserted

Figure 10 shows the battery detection scheme when a battery is removed. Channel 3 is the output signal and Channel 4 is the output current. When the battery is removed, the output signal goes up due to the stored energy in the inductor and it crosses the $V_{OREG}-V_{RCH}$ threshold. At this point the output current goes to 0A and the IC terminates the charge process and turns on the $I_{DISCHG2}$ for $I_{DISCHG2}$. This causes the output voltage to fall down below the $V_{OREG}-V_{RCHG}$ threshold triggering a *Battery Absent* condition and starting the battery detection scheme.




Figure 10. Battery Detection Waveform When a Battery is Removed



Current Sense Amplifier

A current sense amplifier feature that translates the charge current into a DC voltage is offered. Figure 11 is a block diagram of this feature.




Figure 11. Current Sense Amplifier

The voltage on the ISET2 pin can be used to calculate the charge current. Equation 12 shows the relationship between the ISET2 voltage and the charge current:

$$I_{CHARGE} = \frac{V_{ISET2} \times K_{(ISET2)}}{R_{SNS} \times R_{ISET2}}$$
(12)

This feature can be used to monitor the charge current (Figure 12) during the current regulation phase (Fastcharge only) and the voltage regulation phase. The schematic for the application circuit for this waveform is shown in Figure 14




Figure 12. Current Sense Amplifier Charge Current Waveform



bqSWITCHER SYSTEM DESIGN EXAMPLE

The following section provides a detailed system design example for the bg24100.

System Design Specifications:

- V_{IN} = 16V
- V_{BAT} = 4.2V (1-Cell)
- I_{CHARGE} = 1.33 A
- I_{PRECHARGE} = I_{TERM} = 133 mA
- Safety Timer = 5 hours
- Inductor Ripple Current = 30% of Fast Charge Current
- Initiate Charge Temperature = 0°C to 45°C
- 1. Determine the inductor value $(L_{\mbox{\scriptsize OUT}})$ for the specified charge current ripple:

$$\begin{split} \Delta I_L &= I_{CHARGE} \times I_{CHARGE} \\ I_{OUT} &= \frac{V_{BAT} \times \left(V_{INMAX} - V_{BAT}\right)}{V_{INMAX} \times f \times \Delta I_L} \\ I_{OUT} &= \frac{4.2 \times (16 - 4.2)}{16 \times (1.1 \times 10^6) \times (1.33 \times 0.3)} \end{split}$$

Set the output inductor to standard 10 µH. Calculate the total ripple current with using the 10 µH inductor:

$$\Delta I_{L} = \frac{V_{BAT} \times (V_{INMAX} - V_{BAT})}{V_{INMAX} \times f \times L_{OUT}}$$

$$\Delta I_{L} = \frac{4.2 \times (16 - 4.2)}{16 \times (1.1 \times 10^{6}) \times (10 \times 10^{-6})}$$

$$\Delta I_{L} = 0.282 \text{ A}$$
(14)

Calculate the maximum output current (peak current):

$$I_{LPK} = I_{OUT} + \frac{\Delta I_{L}}{2}$$

$$I_{LPK} = 1.33 + \frac{0.282}{2}$$

$$I_{LPK} = 1.471 \text{ A}$$
(15)

Use standard 10 µH inductor with a saturation current higher than 1.471A. (i.e., Sumida CDRH74-100)

(13)



2. Determine the output capacitor value (OUT) using 16 kHz as the resonant frequency:

$$f_{0} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$

$$C_{OUT} = \frac{1}{4\pi^{2} \times f_{0}^{2} \times L_{OUT}}$$

$$C_{OUT} = \frac{1}{4\pi^{2} \times (16 \times 10^{3})^{2} \times (10 \times 10^{-6})}$$

$$C_{OUT} = 9.89 \,\mu\text{F} \tag{16}$$

Use standard value 10 µF, 25V, X5R, ±20% ceramic capacitor (i.e., Panasonic 1206 ECJ-3YB1E106M

3. Determine the sense resistor using the following equation:

$$R_{SNS} = \frac{V_{RSNS}}{I_{CHARGE}}$$
(17)

In order to get better current regulation accuracy ($\pm 10\%$), let V_{RSNS} be between 100 mV and 200 mV. Use $V_{RSNS} = 100$ mV and calculate the value for the sense resistor.

$$R_{SNS} = \frac{100 \text{ mV}}{1.33 \text{ A}}$$

$$R_{SNS} = 0.075 \Omega$$
(18)

This value is not standard in resistors. If this happens, then choose the next larger value which in this case is 0.1Ω . Using the same equation (15) the actual V_{RSNS} will be 133mV. Calculate the power dissipation on the sense resistor:

$$P_{RSNS} = I_{CHARGE}^{2} \times R_{SNS}$$

$$P_{RSNS} = 1.33^{2} \times 0.1$$

$$P_{RSNS} = 176.9 \text{ mW}$$
(19)

Select standard value 100 m Ω , 0.25W 0805, 1206 or 2010 size, high precision sensing resistor. (i.e., Vishay CRCW1210-0R10F)

4. Determine ISET 1 resistor using the following equation:

$$R_{ISET1} = \frac{K_{ISET1} \times V_{ISET1}}{R_{SNS} \times I_{CHARGE}}$$

$$R_{ISET1} = \frac{1000 \times 1.0}{0.1 \times 1.33}$$

$$R_{ISET1} = 7.5 \text{ k}\Omega$$
(20)

Select standard value 7.5 kΩ, 1/16W ±1% resistor (i.e., Vishay CRCWD0603-7501-F)

5. Determine ISET 2 resistor using the following equation:

$$R_{ISET2} = \frac{K_{ISET2} \times V_{ISET2}}{R_{SNS} \times I_{PRECHARGE}}$$

$$R_{ISET2} = \frac{1000 \times 0.1}{0.1 \times 0.133}$$

$$R_{ISET2} = 7.5 \text{ k}\Omega$$
(21)

Select standard value 7.5 kΩ, 1/16W ±1% resistor (i.e., Vishay CRCWD0603-7501-F)



6. Determine TTC capacitor (TTC) for the 5.0 hours safety timer using the following equation:

$$C_{TTC} = \frac{{}^{t}CHARGE}{K_{TTC}}$$

$$C_{TTC} = \frac{300 \text{ m}}{2.6 \text{ m/nF}}$$

$$C_{TTC} = 115.4 \text{ nF}$$
(22)

Select standard value 100 nF, 16V, X7R, ±10% ceramic capacitor (i.e., Panasonic ECJ-1VB1C104K). Using this capacitor the actual safety timer will be 4.3 hours.

7. Determine TS resistor network for an operating temperature range from 0°C to 45°C.




Figure 13. TS Resistor Network

Assuming a 103AT NTC Thermistor on the battery pack, determine the values for RT1 and RT2 using the following equations:

$$RT2 = \frac{V_{O(VTSB)} \times RTH_{COLD} \times RTH_{HOT} \times \left[\frac{1}{V_{LTF}} - \frac{1}{V_{HTF}}\right]}{RTH_{HOT} \times \left(\frac{V_{O(VTSB)}}{V_{HTF}} - 1\right) - RTH_{COLD} \times \left(\frac{V_{O(VTSB)}}{V_{LTF}} - 1\right)}$$

$$RT1 = \frac{\frac{V_{O(VTSB)}}{V_{LTF}} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}} Where: V_{LTF} = V_{O(VTSB)} \times \%_{LTF+100} / 100 V_{HTF} = V_{O(VTSB)} \times \%_{HTF+100} / 100$$

$$RTH_{COLD} = 27.28 \text{ k}\Omega$$

$$RTH_{HOT} = 4.912 \text{ k}\Omega$$

$$RT1 = 9.31 \text{ k}\Omega$$

$$RT2 = 442 \text{ k}\Omega$$
(24)

(24)



APPLICATION INFORMATION

Charging Battery and Powering System Without Affecting Battery Charge and Termination




Figure 14. Application Circuit for Charging a Battery and Powering a System Without Affecting Termination

The bqSWITCHER was designed as a stand-alone battery charger but can be easily adapted to power a system load, while considering a few minor issues.

Advantages:

- 1. The charger controller is based only on what current goes through the current-sense resistor (so precharge, constant current, and termination all work well), and is not affected by the system load.
- 2. The input voltage has been converted to a usable system voltage with good efficiency from the input.
- 3. Extra external FETs are not needed to switch power source to the battery.
- 4. The TTC pin can be grounded to disable termination and keep the converter running and the battery fully charged, or let the switcher terminate when the battery is full and then run off of the battery via the sense resistor.

Other Issues:

- 1. If the system load current is large (≥ 1 A), the IR drop across the battery impedance causes the battery voltage to drop below the refresh threshold and start a new charge. The charger would then terminate due to low charge current. Therefore, the charger would cycle between charging and termination. If the load is smaller, the battery would have to discharge down to the refresh threshold resulting in a much slower cycling. Note that grounding the TTC pin keeps the converter on continuously.
- 2. If TTC is grounded, the battery is kept at 4.2 V (not much different than leaving a fully charged battery set unloaded).
- 3. Efficiency declines 2-3% hit when discharging through the sense resistor to the system.



Using bq24105 to Charge LiFePO₄ Battery

The LiFePO $_4$ battery has many unique features such as a high thermal runaway temperature, discharge current capability, and charge current. These special features make it attractive in many applications such as power tools. The recommended charge voltage is 3.6 V and termination current is 50 mA. Figure 15 shows an application circuit for charging one cell LiFePO4 using bq24105. The charge voltage is 3.6 V and recharge voltage is 3.516 V. The fast charging current is set to 1.33 A while the termination current is 50 mA. This circuit can be easily changed to support two or three cell applications. However, only 84 mV difference between regulation set point and rechargeable threshold makes it frequently enter into recharge mode when small load current is applied. This can be solved by lower down the recharge voltage threshold to 200 mV to discharge more energy from the battery before it enters recharge mode again. See the application report, *Using the bq24105/25 to Charge LiFePO* $_4$ *Battery* (SLUA443), for additional details. The recharge threshold should be selected according to real application conditions.




Figure 15. 1-Cell LiFePO4 Application



THERMAL CONSIDERATIONS

The SWITCHER is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled: *QFN/SON PCB Attachment* (SLUA271).

The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$\theta_{(JA)} = \frac{T_J - T_A}{P} \tag{25}$$

Where:

 T_J = chip junction temperature

T_A = ambient temperature

P = device power dissipation

Factors that can greatly influence the measurement and calculation of θ_{JA} include:

- · Whether or not the device is board mounted
- · Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- · Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal power FET. It can be calculated from the following equation:

$$P = [Vin \times lin - Vbat \times lbat]$$

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. (See Figure 5.)




PCB LAYOUT CONSIDERATION

It is important to pay special attention to the PCB layout. The following provides some guidelines:


- To obtain optimal performance, the power input capacitors, connected from input to PGND, should be placed as close as possible to the bqSWITCHER. The output inductor should be placed directly above the IC and the output capacitor connected between the inductor and PGND of the IC. The intent is to minimize the current path loop area from the OUT pin through the LC filter and back to the GND pin. The sense resistor should be adjacent to the junction of the inductor and output capacitor. Route the sense leads connected across the R_(SNS) back to the IC, close to each other (minimize loop area) or on top of each other on adjacent layers (do not route the sense leads through a high-current path). Use an optional capacitor downstream from the sense resistor if long (inductive) battery leads are used.
- Place all small-signal components (C_{TTC}, RSET1/2 and TS) close to their respective IC pin (do not place components such that routing interrupts power stage currents). All small *control* signals should be routed away from the high current paths.
- The PCB should have a ground plane (return) connected directly to the return of all components through vias (three vias per capacitor for power-stage capacitors, three vias for the IC PGND, one via per capacitor for small-signal components). A star ground design approach is typically used to keep circuit block currents isolated (high-power/low-power small-signal) which reduces noise-coupling and ground-bounce issues. A single ground plane for this design gives good results. With this small layout and a single ground plane, there is not a ground-bounce issue, and having the components segregated minimizes coupling between signals.
- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be connected to the ground plane to return current through the internal low-side FET. The *thermal* vias in the IC PowerPAD™ provide the return-path connection.
- The bqSWITCHER is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the PCB. Full PCB design guidelines for this package are provided in the application report entitled: QFN/SON PCB Attachment (SLUA271). Six 10-mil to 13-mil vias are a minimum number of recommended vias, placed in the IC's power pad, connecting it to a ground thermal plane on the opposite side of the PWB. This plane must be at the same potential as V_{SS} and PGND of this IC.
- See user guide SLUU200 for an example of good layout.

WAVEFORMS: All waveforms are taken at Lout (IC Out pin). $V_{IN} = 7.6$ V and the battery was set to 2.6 V, 3.5 V, and 4.2 V for the three waveforms. When the top switch of the converter is *on*, the waveform is at ~7.5 V, and when *off*, the waveform is near ground. Note that the ringing on the switching edges is small. This is due to a *tight* layout (minimized loop areas), a shielded inductor (closed core), and using a low-inductive scope ground lead (i.e., short with minimum loop) .






Precharge: The current is low in precharge; so, the bottom synchronous FET turns off after its minimum on-time which explains the step between ≉0 V and -0.5 V. When the bottom FET and top FET are off, the current conducts through the body diode of the bottom FET which results in a diode drop below the ground potential. The initial negative spike is the delay turning on the bottom FET, which is to prevent shoot-through current as the top FET is turning off.



Fast Charge: This is captured during the constant-current phase. The two negative spikes are the result of the short delay when switching between the top and bottom FETs. The break-before-make action prevents current shoot-through and results in a body diode drop below ground potential during the *break* time.



Charge during Voltage Regulation and Approaching Termination: Note that this waveform is similar to the precharge waveform. The difference is that the battery voltage is higher so the duty cycle is slightly higher. The bottom FET stays on longer because there is more of a current load than during precharge; it takes longer for the inductor current to ramp down to the current threshold where the synchronous FET is disabled.





REVISION HISTORY

Ch	Changes from Original (August, 2009) to Revision A							
•	Updated V _{OREG} formula to match the BQ24105 commercial datasheet.	. 13						



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ24105IRHLRQ1	ACTIVE	VQFN	RHL	20	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	BQ24105	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF BQ24105-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020

• Catalog: BQ24105

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2013

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
ı		Dimension designed to accommodate the component length
ı		Dimension designed to accommodate the component thickness
ı	W	Overall width of the carrier tape
1	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24105IRHLRQ1	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

www.ti.com 27-Jul-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
BQ24105IRHLRQ1	VQFN	RHL	20	3000	367.0	367.0	35.0	


3.5 x 4.5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to theri locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated