

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER ICS290

Description

The ICS290 field programmable spread spectrum clock synthesizer generates up to eight high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency crystal input. It is designed to replace crystals, crystal oscillators and stand alone spread spectrum devices in most electronic systems.

Using VersaClock™ software to configure PLLs and outputs, the ICS290 contains a One-Time Programmable (OTP) ROM for field programmability. Programming features include input/output frequencies, spread spectrum amount, eight selectable configuration registers and up to two sets of four low-skew outputs.


Using Phase-Locked Loop (PLL) techniques, the device runs from a standard fundamental mode, inexpensive crystal, or clock. It can replace multiple crystals and oscillators, saving board space and cost.

The ICS290 is also available in factory programmed custom versions for high-volume applications.

Features

- Packaged as 20-pin TSSOP – Pb-free, RoHS compliant
- Eight addressable registers
- Replaces multiple crystals and oscillators
- Output frequencies up to 200 MHz at 3.3 V
- Configurable Spread Spectrum Modulation
- Input crystal frequency of 5 to 27 MHz
- Clock input frequency of 3 to 166 MHz
- Up to eight reference outputs
- Up to two sets of four low-skew outputs
- Operating voltages of 3.3 V
- Controllable output drive levels
- Advanced, low-power CMOS process

Block Diagram



Pin Assignment

GND	<input type="checkbox"/>	1	20	<input type="checkbox"/>	S2
S0	<input type="checkbox"/>	2	19	<input type="checkbox"/>	VDD
S1	<input type="checkbox"/>	3	18	<input type="checkbox"/>	$\overline{\text{PDTS}}$
VDD	<input type="checkbox"/>	4	17	<input type="checkbox"/>	GND
CLK1	<input type="checkbox"/>	5	16	<input type="checkbox"/>	CLK8
CLK2	<input type="checkbox"/>	6	15	<input type="checkbox"/>	CLK7
CLK3	<input type="checkbox"/>	7	14	<input type="checkbox"/>	CLK6
CLK4	<input type="checkbox"/>	8	13	<input type="checkbox"/>	CLK5
GND	<input type="checkbox"/>	9	12	<input type="checkbox"/>	VDD
X1/ICLK	<input type="checkbox"/>	10	11	<input type="checkbox"/>	X2

20 pin (173 mil) TSSOP

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	GND	Power	Connect to ground.
2	S0	Input	Select pin 0. Internal pull-up resistor.
3	S1	Input	Select pin 1. Internal pull-up resistor.
4	VDD	Power	Connect to +3.3 V.
5	CLK1	Output	Output clock 1. Weak internal pull-down when tri-state.
6	CLK2	Output	Output clock 2. Weak internal pull-down when tri-state.
7	CLK3	Output	Output clock 3. Weak internal pull-down when tri-state.
8	CLK4	Output	Output clock 4. Weak internal pull-down when tri-state.
9	GND	Power	Connect to ground.
10	X1/ICLK	XI	Crystal input. Connect this pin to a crystal or external input clock.
11	X2	XO	Crystal Output. Connect this pin to a crystal. Float for clock input.
12	VDD	Power	Connect to +3.3 V.
13	CLK5	Output	Output clock 5. Weak internal pull-down when tri-state.
14	CLK6	Output	Output clock 6. Weak internal pull-down when tri-state.
15	CLK7	Output	Output clock 7. Weak internal pull-down when tri-state.
16	CLK8	Output	Output clock 8. Weak internal pull-down when tri-state.
17	GND	Power	Connect to ground.
18	$\overline{\text{PDTS}}$	Input	Power-down tri-state. Powers down entire chip and tri-states clock outputs when low. Internal pull-up resistor.
19	VDD	Power	Connect to +3.3 V.
20	S2	Input	Select pin 2. Internal pull-up resistor.

External Components

The ICS290 requires a minimum number of external components for proper operation.

Series Termination Resistor

Clock output traces over one inch should use series termination. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω.

Decoupling Capacitors

As with any high-performance mixed-signal IC, the ICS290 must be isolated from system power supply noise to perform optimally.

Decoupling capacitors of 0.01μF must be connected between each VDD and the PCB ground plane. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias on the decoupling circuit.

Crystal Load Capacitors

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal $(C_L - 6 \text{ pF}) \times 2$. In this equation, C_L = crystal load capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 20 pF $[(16-6) \times 2] = 20$.

ICS290 Configuration Capabilities

The architecture of the ICS290 allows the user to easily configure the device to a wide range of output frequencies, for a given input reference frequency.

The frequency multiplier PLL provides a high degree of precision. The M/N values (the multiplier/divide values available to generate the target VCO frequency) can be set within the range of M = 1 to 1024 and N = 1 to 32,895.

The ICS290 also provides separate output divide values, from 2 through 63, to allow the two output clock banks to support widely differing frequency values from the same PLL.

Each output frequency can be represented as:

$$\text{OutputFreq} = \text{REFFreq} \cdot \frac{M}{N}$$

Output Drive Control

The ICS290 has two output drive settings. Low drive should be selected when outputs are less than 100 MHz. High drive should be selected when outputs are greater than 100 MHz. (Consult the AC Electrical Characteristics for output rise and fall times for each drive option.)

VersaClock Software

Renesas applies years of PLL optimization experience into a user friendly software that accepts the user's target reference clock and output frequencies and generates the lowest jitter, lowest power configuration, with only a press of a button. The user does not need to have prior PLL experience or determine the optimal VCO frequency to support multiple output frequencies.

VersaClock software quickly evaluates accessible VCO frequencies with available output divide values and provides an easy to understand, bar code rating for the target output frequencies. The user may evaluate output accuracy, performance trade-off scenarios in seconds.

Spread Spectrum Modulation

The ICS290 utilizes frequency modulation (FM) to distribute energy over a range of frequencies. By modulating the output clock frequencies, the device effectively lowers energy across a broader range of frequencies; thus, lowering a system's electromagnetic interference (EMI). The modulation rate is the time from transitioning from a minimum frequency to a maximum frequency and then back to the minimum.

Spread Spectrum Modulation can be applied as either "center spread" or "down spread". During center spread modulation, the deviation from the target frequency is equal in the positive and negative directions. The effective average frequency is equal to the target frequency. In

applications where the clock is driving a component with a maximum frequency rating, down spread should be applied. In this case, the maximum frequency, including modulation, is the target frequency. The effective average frequency is less than the target frequency.

The ICS290 operates in both center spread and down spread modes. For center spread, the frequency can be modulated between $\pm 0.125\%$ to $\pm 2.0\%$. For down spread, the frequency can be modulated between -0.25% to -4.0% .

Both output frequency banks will utilize identical spread spectrum percentage deviations and modulation rates, if a

common VCO frequency can be identified.

Spread Spectrum Modulation Rate

The spread spectrum modulation frequency applied to the output clock frequency may occur at a variety of rates. For applications requiring the driving of “down-circuit” PLLs, Zero Delay Buffers, or those adhering to PCI standards, the spread spectrum modulation rate should be set to 30-33 kHz. For other applications, a 120 kHz modulation option is available.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS290. These ratings, which are standard values for commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Parameter	Condition	Min.	Typ.	Max.	Units
Supply Voltage, VDD	Referenced to GND			7	V
Inputs	Referenced to GND	-0.5		VDD+0.5	V
Clock Outputs	Referenced to GND	-0.5		VDD+0.5	V
Storage Temperature		-65		150	°C
Soldering Temperature	Max 10 seconds			260	°C
Junction Temperature				125	°C

Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Ambient Operating Temperature (ICS290GP)	0		+70	°C
Ambient Operating Temperature (ICS290GIP)	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.135	+3.3	+3.465	V
Power Supply Ramp Time			4	ms

DC Electrical Characteristics

Unless stated otherwise, $V_{DD} = 3.3\text{ V} \pm 5\%$, Ambient Temperature -40 to $+85^\circ\text{C}$

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Operating Voltage	V_{DD}		3.135		3.465	V
Operating Supply Current	I_{DD}	Config. Dependent - See VersaClock™ Estimates				mA
		Eight 33.3333 MHz outs, $\overline{PDT\overline{S}} = 1$, no load, Note 1		27		mA
		$\overline{PDT\overline{S}} = 0$, no load		500		μA
Input High Voltage	V_{IH}	S2:S0	$V_{DD}/2+1$			V
Input Low Voltage	V_{IL}	S2:S0			0.4	V
Input High Voltage, $\overline{PDT\overline{S}}$	V_{IH}		$V_{DD}-0.5$			V
Input Low Voltage, $\overline{PDT\overline{S}}$	V_{IL}				0.4	V
Input High Voltage	V_{IH}	ICLK	$V_{DD}/2+1$			V
Input Low Voltage	V_{IL}	ICLK			$V_{DD}/2-1$	V
Output High Voltage (CMOS High)	V_{OH}	$I_{OH} = -4\text{ mA}$	$V_{DD}-0.4$			V
Output High Voltage	V_{OH}	$I_{OH} = -8\text{ mA}$ (Low Drive); $I_{OH} = -12\text{ mA}$ (High Drive)	2.4			V
Output Low Voltage	V_{OL}	$I_{OL} = 8\text{ mA}$ (Low Drive); $I_{OL} = 12\text{ mA}$ (High Drive)			0.4	V
Short Circuit Current	I_{OS}	Low Drive		± 40		mA
		High Drive		± 70		
Nom. Output Impedance	Z_O			20		Ω
Internal pull-up Resistor	R_{PUS}	S2:S0, $\overline{PDT\overline{S}}$		190		$\text{k}\Omega$
Internal pull-down Resistor	R_{PD}	CLK outputs		120		$\text{k}\Omega$
Input Capacitance	C_{IN}	Inputs		4		pF

Note 1: Example with 25 MHz crystal input with eight outputs of $33.\overline{3}$ MHz, no load, and $V_{DD} = 3.3\text{ V}$.

AC Electrical Characteristics

Unless stated otherwise, $V_{DD} = 3.3\text{ V} \pm 5\%$, Ambient Temperature -40 to $+85^\circ\text{C}$

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input Frequency	F_{IN}	Fundamental crystal	5		27	MHz
		Clock input	3		166	MHz
Output Frequency			0.314		200	MHz
Output Rise/Fall Time	t_{OF}	80% to 20%, high drive, Note 1		1.0		ns
Output Rise/Fall Time	t_{OF}	80% to 20%, low drive, Note 1		2.0		ns
Duty Cycle		Note 2	40	49-51	60	%
Output Frequency Synthesis Error		Configuration Dependent	TBD			ppm
Power-up Time		PLL lock-time from power-up		4	10	ms
		\overline{PDTS} goes high until stable CLK output, Spread Spectrum Off		0.6	2	ms
		\overline{PDTS} goes high until stable CLK output, Spread Spectrum On		4	7	ms
		\overline{PDTS} goes high until spread spectrum is stable, Spread Spectrum On		10	50	ms
One Sigma Clock Period Jitter		Configuration Dependent		50		ps
Maximum Absolute Jitter	t_{ja}	Deviation from Mean. Configuration Dependent		± 200		ps
Pin-to-Pin Skew		Low Skew Outputs	-250		250	ps


Note 1: Measured with 15 pF load.

Note 2: Duty Cycle is configuration dependent. Most configurations are min 45% / max 55%.


Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		93		$^\circ\text{C/W}$
	θ_{JA}	1 m/s air flow		78		$^\circ\text{C/W}$
	θ_{JA}	3 m/s air flow		65		$^\circ\text{C/W}$
Thermal Resistance Junction to Case	θ_{JC}			20		$^\circ\text{C/W}$


Marking Diagrams




290PGLF



290G-XXLF and 290G-XXLFT



290PGILF




290GI-XXLF and 290GI-XXLFT

Notes:

1. LOT is the lot number.
2. YYWW is the last two digits of the year and week that the part was assembled.
3. "I" denotes industrial temperature range (if applicable).
4. "LF" denotes Pb (lead) free package.
5. Bottom marking: country of origin.

Package Outline and Package Dimensions (20-pin TSSOP, 173 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
290PGLF	see page 7	Tubes	20-pin TSSOP	0 to +70° C
290PGILF		Tubes	20-pin TSSOP	-40 to +85° C
290G-XXLF	see page 7	Tubes	20-pin TSSOP	0 to +70° C
290GI-XXLF	see page 7	Tubes	20-pin TSSOP	-40 to +85° C
290G-XXLFT	see page 7	Tape and Reel	20-pin TSSOP	0 to +70° C
290GI-XXLFT	see page 7	Tape and Reel	20-pin TSSOP	-40 to +85° C

“LF” suffix to the part number denotes the Pb-Free configuration, RoHS compliant.

The 290G-XXLF and 290GI-XXLF are factory programmed versions of the 290PGLF and 290PGILF. A unique “-XX” suffix is assigned by the factory for each custom configuration, and a separate data sheet is kept on file. For more information on custom part numbers programmed at the factory, please contact your local Renesas sales and marketing representative.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.