

30 W Quad Half-Bridge Digital Amplifier Power Stage

Features

- ◆ Configurable Outputs (10% THD+N)
	- 2 x 15 W into 8 Ω, Full-Bridge
	- -1 x 30 W into 4 Ω, Parallel Full-Bridge
	- 4 x 7.5 W into 4 Ω, Half-Bridge
	- $-$ 2 x 7.5 W into 4 Ω, Half-Bridge + 1 x 15 W into 8 Ω, Full-Bridge
- Space-Efficient Thermally-Enhanced QFN
	- No External Heat Sink Required
- > 100 dB Dynamic Range System Level
- $<$ 0.1% THD+N @ 1 W System Level
- Built-In Protection with Error Reporting
	- Over-Current
	- Thermal Warning and Overload
	- Under-Voltage
- +8 V to +18 V High Voltage Supply
- PWM Popguard*®* Technology for Quiet Startup
- No Bootstrap Required
- Low Quiescent Current
- Low Power Standby Mode

Common Applications

- Integrated Digital Televisions
- Portable Media Player Docking Stations
- Mini/Micro Shelf Systems
- Powered Desktop Speakers

General Description

The CS4412A is a high-efficiency power stage for digital Class-D amplifiers designed to input PWM signals from a modulator such as the CS4525. The power stage outputs can be configured as four half-bridge channels, two half-bridge channels and one full-bridge channel, two full-bridge channels, or one parallel full-bridge channel.

The CS4412A integrates on-chip over-current, undervoltage, over-temperature protection, and error reporting as well as a thermal warning indicator. The low $R_{DS(ON)}$ outputs can source up to 2.5 A peak current, delivering high efficiency which allows small device package and lower power supplies.

The CS4412A is available in a 48-pin QFN package in Commercial grade (-10°C to +70°C). The CRD4412A customer reference design is also available. Please refer to ["Ordering Information" on page 23](#page-22-0) for complete ordering information.

Advance Product Information | This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

Copyright © *Cirrus Logic, Inc. 2008*

TABLE OF CONTENTS

LIST OF FIGURES

LIST OF TABLES

1. PIN DESCRIPTION

CS4412A

2. CHARACTERISTICS AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

 $GND = PGND = 0 V$, all voltages with respect to ground.

ABSOLUTE MAXIMUM RATINGS

 $GND = PGND = 0 V$; all voltages with respect to ground.

WARNING: Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

- **Notes:** 1. Any pin except supplies. Transient currents of up to ±100 mA on the PWM input pins will not cause SCR latch-up.
	- 2. The maximum over/under voltage is limited by the input current.

PWM POWER OUTPUT CHARACTERISTICS

Test Conditions (unless otherwise specified): GND = PGND = 0 V; All voltages with respect to ground; $T_A = 25^{\circ}$ C; VD = 3.3 V; VP = 18 V; R_L = 8 Ω for full-bridge, R_L = 4 Ω for half-bridge and parallel full-bridge; PWM Switch Rate = 384 kHz; 10 Hz to 20 kHz Measurement Bandwidth; Input source is CS4525 PWM_SIG outputs; Performance measurements taken with a full-scale 997 Hz sine wave, an AES17 measurement filter; Half-Bridge mea-surements taken through the Half-Bridge Output Filter shown in [Figure 5](#page-15-2); Stereo Full-Bridge and Parallel Full-Bridge measurements taken through the Full-Bridge Output Filter shown in [Figure 6;](#page-17-2)

DC ELECTRICAL CHARACTERISTICS

GND = PGND = 0 V; All voltages with respect to ground; PWM switch rate = 384 kHz; Unless otherwise specified.

Notes: 3. Normal operation is defined as RST12 and RST34 = HI.

- 4. Power-Down Mode is defined as $\overline{RST12}$ and $\overline{RST34}$ = LOW with all input lines held static.
- 5. Power supply current increases with increasing PWM switching rates.

DIGITAL INTERFACE SPECIFICATIONS

 $GND = PGND = 0 V$; All voltages with respect to ground; Unless otherwise specified.

DIGITAL I/O PIN CHARACTERISTICS

The logic level for each input is set by its corresponding power supply and should not exceed the maximum ratings.

Table 1. I/O Power Rails

CS4412A

3. TYPICAL CONNECTION DIAGRAMS

Figure 1. Stereo Full-Bridge Typical Connection Diagram

Figure 2. 2.1 Channel Typical Connection Diagram

Figure 3. 4 Channel Half-Bridge Typical Connection Diagram

Figure 4. Parallel Full-Bridge Typical Connection Diagram

4. APPLICATIONS

4.1 Overview

The CS4412A is a high-efficiency power stage for digital Class-D amplifiers designed to be configured as four half-bridge channels, two half-bridge channels and one full-bridge channel, two full-bridge channels, or one parallel full-bridge channel.

The CS4412A integrates on-chip over-current, under-voltage, over-temperature protection and error reporting as well as a thermal warning indicator. The low $R_{DS(ON)}$ outputs can source up to [2.5](#page-5-1) [A](#page-5-2) peak current, delivering [85](#page-5-3)[%](#page-5-4) efficiency. This efficiency provides for a smaller device package, smaller power supplies, and no external heat sink.

4.2 Reset and Power-Up

Reliable power-up can be accomplished by keeping the device in reset until the power supplies and configuration pins are stable. It is also recommended that the RST12 and RST34 pins be activated if the voltage supplies drop below the recommended operating condition to prevent power-glitch related issues.

When the RST12 or RST34 are low, the corresponding channels of the CS4412A enter a low-power mode. All of the channels' internal states are reset, and the corresponding power output pins are held in a highimpedance state. When RST12 or RST34 are high, the corresponding outputs begin normal operation according to the RAMP, CNFG[2:0], and IN1 - IN4 pins.

4.2.1 PWM Popguard Transient Control

The CS4412A uses PWM Popguard technology to minimize the effects of output transients during powerup and power-down for half-bridge configurations. This technique reduces the audio transients commonly produced by half-bridge, single-supply amplifiers when implemented with external DC-blocking capacitors connected in series with the audio outputs.

WARNING: The Popguard feature can not be used for the CS4412A in applications where VP exceeds 12 V. Doing so could result in permanent damage to the CS4412A. The RAMP pin must always be tied low in applications where VP exceeds 12 V.

When the device is configured for ramping (RAMP set high) and RST12 or RST34 is set high, the corresponding power outputs will ramp-up to the bias point (VP/2). This gradual voltage ramping allows time for the external DC-blocking capacitor to charge to the quiescent voltage, minimizing the power-up transient. The corresponding outputs will not begin normal operation until the ramp has reached the bias point. The time it takes to complete a ramp-up sequence will vary slightly from the applied VP voltage; typical ramp-up speeds achieved with a 1000 µF DC blocking capacitor are listed in [Table 2.](#page-12-4) These times scale with the value of the capacitor.

* With 1000 µF DC Blocking Capacitor.

Table 2. Typical Ramp Times for Typical VP Voltages

When the device is configured for ramping (RAMP set high) and RST12 or RST34 is set low, the corresponding outputs will begin to slowly ramp down from the bias point to PGND, allowing the DC-blocking capacitor to discharge.

The ramp feature is intended for use with half-bridge outputs. For "2.1 channel" applications with stereo half-bridge and mono full-bridge (CNFG[2:0] = 001 or 101), the ramp will only be applied to OUT1 and OUT2 (the half-bridge channels); OUT3 and OUT4 (the full-bridge channel) will not ramp.

The ramp feature requires a 33 nF capacitor on the RAMP_CAP pin to VP. For applications that do not enable the ramping feature, RAMP_CAP can be connected directly to VP.

It is not necessary to complete a ramp-up/down sequence before ramping up/down again.

4.2.2 Initial Pulse Edge Delay

After RST12 or RST34 is released, the CS4412A continues to hold the corresponding power output pins in a high-impedance state until a pulse edge is sensed on a corresponding PWM input pin. This is done to prevent a possible DC output condition on the speakers if the PWM inputs are not yet modulating immediately following the release of the corresponding reset signal. This initial transition delay is independent for each input/output pin pair; each output corresponding to an inactive input will remain in a highimpedance state until its input receives a pulse edge even if other inputs are activated. The pulse edge must be from a digital low state to a digital high state. Once a pulse edge is detected, the corresponding output pin will activate and switch as dictated by the output mode configuration described in [Section 4.3](#page-14-0) [on page 15](#page-14-0) until either an error condition is detected or until its reset pin is set low.

If the outputs are configured for ramping, the CS4412A will perform a ramp-up sequence on OUT1/2 immediately following the release of RST12 and a ramp sequence on OUT3/4 immediately following the release of RST34. See [Section 4.2.1 on page 13](#page-12-3) for more information on output ramping. If a pulse edge is detected on an input before the ramp-up sequence finishes on its corresponding output pin, the CS4412A continues the ramp sequence and begins normal output operation immediately following its completion. If a pulse edge is not detected on an input by the time the ramp-up sequence has finished on its corresponding output pin, the output pin is placed into and remains in a high-impedance state until a pulse edge is detected on the corresponding input.

4.2.3 Recommended Power-Up Sequence

- 1. Turn on the system power.
- 2. Hold RST12 and RST34 low until the power supply is stable. In this state, all associated outputs are held in a high-impedance state.
- 3. Release RST12 and RST34 high.
- 4. Start the PWM modulator output.

4.2.4 Recommended Power-Down Sequence

- 1. Mute the logic-level PWM inputs present on IN1 IN4 by applying 50% duty-cycle input signals.
- 2. Hold RST12 and RST34 low.
- 3. Power down the remainder of the system.

4.3 Output Mode Configuration

Each OUTx pin will switch in association with the corresponding INx pin. For most configurations, OUTx will be non-inverted from INx; however, some INx pins can be configured for internal inversion to allow one PWM input to drive both the positive and negative sides of a full-bridge output. Unused OUTx pins must have their corresponding INx pin tied to ground.

[Table 3](#page-14-1) shows the setting of the CNFG[2:0] inputs and the corresponding mode of operation. These pins should remain static during operation (RST12 or RST34 set high).

* PWM Popguard Transient Control only affects OUT1 and OUT2.

Table 3. Output Mode Configuration Options

In Stereo Half-Bridge and Mono Full-Bridge configurations, the PWM Popguard Transient Control only affects the two half-bridge outputs, OUT1 and OUT2. The full-bridge output will not ramp regardless of the state of the RAMP pin. See [Section 4.2.1 on page 13](#page-12-3) for more details about PWM Popguard Transient Control.

4.4 Output Filters

The filter placed after the PWM outputs can greatly affect the output performance. The filter not only reduces radiated EMI (snubber filter) but also filters high frequency content from the switching output before going to the speaker (low-pass LC filter).

4.4.1 Half-Bridge Output Filter

[Figure 5](#page-15-2) shows the output filter for a half-bridge configuration. The transient-voltage suppression circuit (snubber circuit) is comprised of a capacitors (680 pF) and a resistor (5.6 Ω, 1/8 W) and should be placed as close as possible to the corresponding PWM output pin to greatly reduce radiated EMI.

Each output pin must be connected to two Schottky diodes—one to ground and one to the VP supply. These diodes should be placed within 12 mm of the corresponding OUTx pin. The requirements of this diode are:

- 1. Rated I_F (average rectifier forward current) is greater than or equal to 1.0 A.
- 2. Support up to 80°C of lead temperature with V_F drop (forward voltage) less than or equal to 480 mV at the corresponding I_F.
- 3. V_R (reverse voltage) is greater than or equal to 20 V.

The inductor, L1, and capacitor, C1, comprise the low-pass filter. Along with the nominal load impedance of the speaker, these values set the cut-off frequency of the filter. [Table 4](#page-15-3) shows the component values for L1 and C1 based on nominal speaker (load) impedance for a corner frequency (-3 dB point) of approximately 35 kHz.

| Load | | C ₁ |
|------|------------|----------------|
| 4Ω | $22 \mu H$ | $1.0 \mu F$ |
| 6Ω | $33 \mu H$ | $0.68 \mu F$ |
| 9Ω | 47 uH | $0.47 \mu F$ |

Table 4. Low-Pass Filter Components - Half-Bridge

C2 is the DC-blocking capacitor. [Table 5](#page-16-0) shows the component values for C2 based on corner frequency (-3 dB point) and a nominal speaker (load) impedances of 4 Ω , 6 Ω , and 8 Ω . This capacitor should also be chosen to have a ripple current rating above the amount of current that will passed through it.

Table 5. DC-Blocking Capacitors Values - Half-Bridge

4.4.2 Full-Bridge Output Filter (Stereo or Parallel)

[Figure 6](#page-17-2) shows the output filter for a full-bridge configuration. The transient-voltage suppression circuit (snubber circuit) is comprised of a capacitor (680 pF) and a resistor (5.6 Ω) on each output pin and should be placed as close as possible to the corresponding PWM output pins to greatly reduce radiated EMI. The inductors, L1 and L2, and capacitor, C1, comprise the low-pass filter. Along with the nominal load impedance of the speaker, these values set the cutoff frequency of the filter. [Table 6](#page-17-1) shows the component values based on nominal speaker (load) impedance for a corner frequency (-3 dB point) of approximately 35 kHz.

Each output pin must be connected to two Schottky diodes—one to ground and one to the VP supply. These diodes should be placed within 12 mm of the corresponding OUTx pin. The requirements of this diode are:

- 1. Rated I_F (average rectifier forward current) is greater than or equal to 1.0 A.
- 2. Support up to 80°C of lead temperature with V_F drop (forward voltage) less than or equal to 480 mV at the corresponding I_F.
- 3. V_R (reverse voltage) is greater than or equal to 20 V.

Figure 6. Output Filter - Full-Bridge

| Load | L1, L2 | C ₁ |
|------|------------|----------------|
| 4Ω | $10 \mu H$ | $1.0 \mu F$ |
| 6Ω | $15 \mu H$ | $0.47 \mu F$ |
| 8Ω | 22 uH | $0.47 \mu F$ |

Table 6. Low-Pass Filter Components - Full-Bridge

4.5 Device Protection and Error Reporting

The CS4412A has built-in protection circuitry for over-current, under-voltage, and thermal warning/overload conditions. The levels of the over-current error, thermal error, and VP under-voltage trigger points are listed in the [PWM Power Output Characteristics](#page-5-0) table on [page 6](#page-5-0). Automatic shut-down occurs whenever any of these preset thresholds, other than thermal warning, are crossed.

Each error and warning pin implements an active-low open-drain driver and requires an external 22 kΩ pull-up resistor for proper operation.

4.5.1 Over-Current Protection

An over-current error condition occurs if the peak output current exceeds the Over-Current Error trigger point. Over-current errors for OUT1/2 and OUT3/4 are reported on the ERROC12 and ERROC34 pins, respectively. The power output of the channel that is reporting the over-current condition will be set to high-impedance until the error condition has been removed and the reset signal for that channel has been toggled from low to high.

| ERROCXV | Reported Condition |
|----------------|--|
| | Over-current error on channel x or channel y |
| | Operating current of channel x and y within allowable limits |

Table 7. Over-Current Error Conditions

4.5.2 Thermal Warning, Thermal Error, and Under-Voltage Error

[Table 8](#page-18-4) shows the behavior of the TWR and ERRUVTE pins. When the junction temperature exceeds the junction thermal warning trigger point, the TWR pin is set low. If the junction temperature continues to increase beyond the junction thermal error trigger point, the ERRUVTE pin will be set low. If the voltage on VP falls below the VP under-voltage error trigger point, ERRUVTE will be set low.

When the thermal error or VP under-voltage trigger point is crossed, all power outputs will be set in a highimpedance state until the error condition has been removed and both the RST12 and RST34 signals have been toggled from low to high.

Table 8. Thermal and Under-Voltage Error Conditions

5. POWER SUPPLY, GROUNDING, AND PCB LAYOUT

5.1 Power Supply and Grounding

The CS4412A requires careful attention to power supply and grounding arrangements if its potential performance is to be realized.

Extensive use of power and ground planes, ground plane fill in unused areas, and surface mount decoupling capacitors are recommended. It is necessary to decouple the power supply by placing capacitors directly between the power and ground of the CS4412A. Decoupling capacitors should be as close to the pins of the CS4412A as possible. The lowest value ceramic capacitor should be closest to the pin and should be mounted on the same side of the board as the CS4412A to minimize inductance effects. The CRD4412A reference design demonstrates the optimum layout and power supply arrangements.

5.1.1 Integrated VD Regulator

The CS4412A includes an internal linear regulator to provide a fixed [2.5](#page-6-5) [V](#page-6-6) supply from the VD supply voltage for its internal digital logic. The LVD pin must be set to indicate the voltage present on the VD pin as shown in [Table 9](#page-19-4) below.

Table 9. Power Supply Configuration and Settings

The output of the digital regulator is presented on the VD_REG pin and may be used to provide an exter-nal device with up to [3](#page-6-7) [mA](#page-6-8) of current at its nominal output voltage of [2.5](#page-6-5) [V](#page-6-6).

If a nominal supply voltage of 2.5 V is used as the VD supply (see the [Recommended Operating Condi](#page-4-1)[tions](#page-4-1) table on page 5), the VD and VD REG must be connected to the VD supply source. In this configuration, the internal regulator is bypassed and the external supply source is used to directly drive the internal digital logic.

5.2 QFN Thermal Pad

The CS4412A is available in a compact QFN package. The underside of the QFN package reveals a large metal pad that serves as a thermal relief to provide for maximum heat dissipation. This pad must mate with an equally dimensioned copper pad on the PCB and must be electrically connected to ground. A series of thermal vias should be used to connect this copper pad to one or more larger ground planes on other PCB layers; the copper in these ground planes will act as a heat sink for the CS4412A. The CRD4412A reference design demonstrates the optimum thermal pad and via configuration.

6. PARAMETER DEFINITIONS

Dynamic Range (DYR)

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth, typically 20 Hz to 20 kHz. Dynamic Range is a signal-to-noise ratio measurement over the specified band width made with a -60 dBFS signal; then, 60 dB is added to the resulting measurement to refer the measurement to full-scale. This technique ensures that the distortion components are below the noise level and do not effect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.

Total Harmonic Distortion + Noise (THD+N)

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified band width (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured at -1 and -20 dBFS as suggested in AES17-1991 Annex A.

CS4412A

7. PACKAGE DIMENSIONS

48L QFN (9 × **9 MM BODY) PACKAGE DRAWING**

JEDEC #: MO-220

Controlling Dimension is Millimeters.

Notes: 1. Dimensioning and tolerance per ASME Y4.5M - 1994.

2. Dimensioning lead width applies to the plated terminal and is measured between 0.20 mm and 0.25 mm from the terminal tip.

8. THERMAL CHARACTERISTICS

8.1 Thermal Flag

This device is designed to have the metal flag on the bottom of the device soldered directly to a metal plane on the PCB. To enhance the thermal dissipation capabilities of the system, this metal plane should be coupled with vias to a large metal plane on the backside (and inner ground layer, if applicable) of the PCB.

In either case, it is beneficial to use copper fill in any unused regions inside the PCB layout, especially those immediately surrounding the CS4412A. In addition to improving in electrical performance, this practice also aids in heat dissipation.

The heat dissipation capability required of the metal plane for a given output power can be calculated as follows:

 $\theta_{CA} = [(T_{J(MAX)} - T_A) / P_D] - \theta_{JC}$

where,

 θ_{CA} = Thermal resistance of the metal plane in °C/Watt

 $T_{J(MAX)}$ = Maximum rated operating junction temperature in °C, equal to 150°C

 $T_A =$ Ambient temperature in °C

 $P_D =$ RMS power dissipation of the device, equal to 0.15^{*}P_{IN,RMS} or 0.177^{*}P_{OUT,RMS} (assuming 85% efficiency)

 θ_{JC} = Junction-to-case thermal resistance of the device in °C/Watt

9. ORDERING INFORMATION

10.REVISION HISTORY

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find one nearest you, go to [www.cirrus.com.](http://www.cirrus.com)

IMPORTANT NOTICE

"Advance" product information describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") be-
lieve that the information contained in this document is a without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of
Cirrus and by furnishing this information, Cirrus gra other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the infor-
mation only for use within your organization with respec as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-
ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED ICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIR-
RUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRA TORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, the Cirrus Logic logo designs, and Popguard are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.