


SPC584Cx, SPC58ECx

SPC58 C Line - 32 bit Power Architecture automotive MCU Dual z4 cores 180 MHz, 4 MBytes Flash, HSM, ASIL-B



Features



- AEC-Q100 qualified
- High performance e200z420n3 dual core
 - 32-bit Power Architecture technology CPU
 - Core frequency as high as 180 MHz
 - Variable Length Encoding (VLE)
- 4224 KB (4096 KB code flash + 128 KB data flash) on-chip flash memory: supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 176 KB HSM dedicated flash memory (144 KB code + 32 KB data)
- 384 KB on-chip general-purpose SRAM (in addition to 128 KB core local data RAM: 64 KB included in each CPU)
- Multi-channel direct memory access controller (eDMA) with 64 channels
- 1 interrupt controller (INTC)
- Comprehensive new generation ASIL-B safety concept
 - ASIL-B of ISO 26262
 - FCCU for collection and reaction to failure notifications

Datasheet - production data

- Memory Error Management Unit (MEMU) for collection and reporting of error events in memories
- Cyclic redundancy check (CRC) unit
- Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
- Body cross triggering unit (BCTU)
 - Triggers ADC conversions from any eMIOS channel
 - Triggers ADC conversions from up to 2 dedicated PIT_RTIs
- Enhanced modular IO subsystem (eMIOS): up to 64 timed I/O channels with 16-bit counter resolution
- Enhanced analog-to-digital converter system with:
 - 3 independent fast 12-bit SAR analog converters
 - 1 supervisor 12-bit SAR analog converter
 - 1 10-bit SAR analog converter with STDBY mode support
- Communication interfaces
 - 18 LINFlexD modules
 - 8 deserial serial peripheral interface (DSPI) modules
 - 8 MCAN interfaces with advanced shared memory scheme and ISO CAN-FD support
 - Dual-channel FlexRay controller
 - 1 ethernet controller 10/100 Mbps, compliant IEEE 802.3-2008
- Low power capabilities
 - Versatile low power modes
 - Ultra low power standby with RTC
 - Smart Wake-up Unit for contact monitoring
 - Fast wakeup schemes
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell

DS11620 Rev 8

This is information on a product in full production.

- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART
- Junction temperature range -40 °C to 150 °C

	Part number									
Package	2	ИВ	3	ИВ	4 MB					
	Single core	Dual core	Single core	Dual core	Single core	Dual core				
eTQFP64	SPC584C70E1	SPC58EC70E1	SPC584C74E1	SPC58EC74E1	SPC584C80E1	SPC58EC80E1				
eTQFP100	SPC584C70E3	SPC58EC70E3	SPC584C74E3	SPC58EC74E3	SPC584C80E3	SPC58EC80E3				
eTQFP144	SPC584C70E5	SPC58EC70E5	SPC584C74E5	SPC58EC74E5	SPC584C80E5	SPC58EC80E5				
eLQFP176	SPC584C70E7	SPC58EC70E7	SPC584C74E7	SPC58EC74E7	SPC584C80E7	SPC58EC80E7				
FPBGA292	SPC584C70C3	SPC58EC70C3	SPC584C74C3	SPC58EC74C3	SPC584C80C3	SPC58EC80C3				

Table 1. Device summary



Contents

1	Introd	luction
2	Descr	ription
	2.1	Device feature summary
	2.2	Block diagram
	2.3	Features overview
3	Packa	age pinouts and signal descriptions
4	Electr	rical characteristics
	4.1	Introduction
	4.2	Absolute maximum ratings
	4.3	Operating conditions
		4.3.1 Power domains and power up/down sequencing
	4.4	Electrostatic discharge (ESD) 20
	4.5	Electromagnetic compatibility characteristics
	4.6	Temperature profile
	4.7	Device consumption
	4.8	I/O pad specification
		4.8.1 I/O input DC characteristics
		4.8.2 I/O output DC characteristics
		4.8.3 I/O pad current specifications
	4.9	Reset pad (PORST) electrical characteristics
	4.10	PLLs
		4.10.1 PLL0
		4.10.2 PLL1
	4.11	Oscillators
		4.11.1 Crystal oscillator 40 MHz43
		4.11.2 Crystal Oscillator 32 kHz
		4.11.3 RC oscillator 16 MHz
		4.11.4 Low power RC oscillator
	4.12	ADC system
		4.12.1 ADC input description



	4.12.2	SAR ADC 12-bit electrical specification	48
	4.12.3	SAR ADC 10-bit electrical specification	53
4.13	Tempe	rature Sensor	56
4.14	LFAST	pad electrical characteristics	57
	4.14.1	LFAST interface timing diagrams	57
	4.14.2	LFAST LVDS interface electrical characteristics	58
	4.14.3	LFAST PLL electrical characteristics	61
4.15	Power	management	63
	4.15.1	Power management integration	63
	4.15.2	Voltage regulators	69
	4.15.3	Voltage monitors	70
4.16	Flash		73
4.17	AC Spe	ecifications	77
	4.17.1	Debug and calibration interface timing	
	4.17.2	DSPI timing with CMOS pads	83
	4.17.3	Ethernet timing	93
	4.17.4	FlexRay timing	99
	4.17.5	CAN timing	103
	4.17.6	UART timing	103
	4.17.7	I2C timing	104
Pack	age info	ormation	106
5.1	eTQFF	P64 package information	106
	5.1.1	Package mechanical drawings and data information	110
5.2	eTQFF	P100 package information	111
	5.2.1	Package mechanical drawings and data information	115
5.3	eTQFF	P144 package information	116
	5.3.1	Package mechanical drawings and data information	120
5.4	eLQFP	P176 package information	121
	5.4.1	Package mechanical drawings and data information	125
5.5	FPBG/	A292 package information	126
	5.5.1	Package mechanical drawings and data information	128
5.6	Packag	ge thermal characteristics	130
	5.6.1	eTQFP64	130
	5.6.2	eTQFP100	130
	5.6.3	eTQFP144	131

5



6

7

Ordering in	ormation
5.6.6	General notes for specifications at maximum junction temperature 133
5.6.5	FPBGA292
5.0.4	LQFP176
564	



1 Introduction

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device. To ensure a complete understanding of the device functionality, refer also to the device reference manual and errata sheet.



2 Description

The SPC584Cx and SPC58ECx microcontroller is the first in a new family of devices superseding the SPC564Cx and SPC56ECx family. SPC584Cx and SPC58ECx builds on the legacy of the SPC564Cx and SPC56ECx family, while introducing new features coupled with higher throughput to provide substantial reduction of cost per feature and significant power and performance improvement (MIPS per mW). On the SPC584Cx and SPC58ECx device, there are two processor cores e200z420 and one e200z0 core embedded in the Hardware Security Module.

2.1 Device feature summary

Table 2 lists a summary of major features for the SPC584Cx and SPC58ECx device. The feature column represents a combination of module names and capabilities of certain modules. A detailed description of the functionality provided by each on-chip module is given later in this document.

Feature	Description				
SPC58 family	40 nm				
Number of Cores	2				
Local RAM	2x 64 KB Data				
Single Precision Floating Point	Yes				
SIMD	No				
VLE	Yes				
Cache	8 KB Instruction				
Cache	4 KB Data				
MPU	Core MPU: 24 per CPU				
MFO	System MPU: 24 per XBAR				
Semaphores	Yes				
CRC Channels	2 x 4				
Software Watchdog Timer (SWT)	3				
Core Nexus Class	3+				
Event Processor	4 x SCU				
Event Processor	4 x PMC				
Run control Module	Yes				
System SRAM	384 KB (including 256 KB of standby RAM)				
Flash	4096 KB code / 128 KB data				
Flash fetch accelerator	2 x 4 x 256-bit				
DMA channels	64				




Table 2. Features List (continued)							
Feature	Description						
DMA Nexus Class	3						
LINFlexD	18						
MCAN (ISO CAN-FD compliant)	8						
DSPI	8						
I2C	1						
FlexRay	1 x Dual channel						
Ethernet	1 MAC with Time Stamping, AVB and VLAN support						
SIPI / LFAST Debugger	High Speed						
	8 PIT channels						
System Timers	4 AUTOSAR® (STM)						
	RTC/API						
eMIOS	2 x 32 channels						
BCTU	64 channels						
Interrupt controller	1 x 568 sources						
ADC (SAR)	5						
Temp. sensor	Yes						
Self Test Controller	Yes						
PLL	Dual PLL with FM						
Integrated linear voltage regulator	Yes						
External Power Supplies	5 V, 3.3 V						
	HALT Mode						
Low Power Modes	STOP Mode						
	Smart Standby with output controller, analog and digital inputs						
	Standby Mode						

Table 2. Features List (continued)

2.2 Block diagram

The figures below show the top-level block diagrams.














DS11620 Rev 8



2.3 Features overview

On-chip modules within SPC584Cx and SPC58ECx include the following features:

- Two main CPUs, dual issue, 32-bit CPU core complexes (e200z4).
 - Power Architecture embedded specification compliance
 - Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction
 - Single-precision floating point operations
 - 64 KB local data RAM for Core_0 and Core_2
 - 8 KB I-Cache and 4 KB D-Cache for Core_0 and Core_2
- 4224 KB (4096 KB code flash + 128 KB data flash) on-chip flash memory
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 176 KB HSM dedicated flash memory (144 KB code + 32 KB data)
- 384 KB on-chip general-purpose SRAM (+ 128 KB local data RAM: 64 KB included in each CPU)
- Multi channel direct memory access controllers
 - 64 eDMA channels
- One interrupt controller (INTC)
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
- Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
- Hardware security module (HSM) with HW cryptographic co-processor
- System integration unit lite (SIUL)
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART.
- Hardware support for safety ASIL-B level related applications
- Enhanced modular IO subsystem (eMIOS): up to 64 (2 x 32) timed I/O channels with 16-bit counter resolution
 - Buffered updates
 - Support for shifted PWM outputs to minimize occurrence of concurrent edges
 - Supports configurable trigger outputs for ADC conversion for synchronization to channel output waveforms
 - Shared or independent time bases
 - DMA transfer support available
- Body cross triggering unit (BCTU)
 - Triggers ADC conversions from any eMIOS channel
 - Triggers ADC conversions from up to 2 dedicated PIT_RTIs
 - One event configuration register dedicated to each timer event allows to define the corresponding ADC channel
 - Synchronization with ADC to avoid collision
- Enhanced analog-to-digital converter system with:
 - Three independent fast 12-bit SAR analog converters



- One supervisor 12-bit SAR analog converter
- One 10-bit SAR analog converter with STDBY mode support
- Eight deserial serial peripheral interface (DSPI) modules
- Eighteen LIN and UART communication interface (LINFlexD) modules
 - LINFlexD_0 is a Master/Slave
 - All others are Masters
- Eight modular controller area network (MCAN) modules, all supporting flexible data rate (ISO CAN-FD compliant)
- Dual-channel FlexRay controller
- One ethernet controller 10/100 Mbps, compliant IEEE 802.3-2008
 - IEEE 1588-2008 Time stamping (internal 64-bit time stamp)
 - IEEE 802.1AS and IEEE 802.1Qav (AVB-Feature)
 - IEEE 802.1Q VLAN tag detection
 - IPv4 and IPv6 checksum modules
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard.
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1 and IEEE 1149.7), 2-pin JTAG interface.
- Standby power domain with smart wake-up sequence



3 Package pinouts and signal descriptions

Refer to the SPC584Cx and SPC58ECx IO_ Definition document.

It includes the following sections:

- 1. Package pinouts
- 2. Pin descriptions
 - a) Power supply and reference voltage pins
 - b) System pins
 - c) LVDS pins
 - d) Generic pins



4 Electrical characteristics

4.1 Introduction

The present document contains the target Electrical Specification for the 40 nm family 32-bit MCU SPC584Cx and SPC58ECx products.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" (Controller Characteristics) is included in the "Symbol" column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" (System Requirement) is included in the "Symbol" column.

The electrical parameters shown in this document are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 3* are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design validation on a small sample size from typical devices.
D	Those parameters are derived mainly from simulations.

Table 3.	Parameter	classifications
	i urumeter	olussilloutions



4.2 Absolute maximum ratings

Table 4 describes the maximum ratings for the device. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Stress beyond the listed maxima, even momentarily, may affect device reliability or cause permanent damage to the device.

Ourseland			Devenuetor	Conditions	Value			Unit
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD_LV}	SR	D	Core voltage operating life range ⁽¹⁾	_	-0.3	_	1.4	V
V _{DD_HV_IO_MAIN} V _{DD_HV_IO_FLEX} V _{DD_HV_OSC} V _{DD_HV_FLA}	SR	D	l/O supply voltage ⁽²⁾	_	-0.3	_	6.0	V
V _{SS_HV_ADV}	SR	D	ADC ground voltage	Reference to digital ground	-0.3	—	0.3	V
V _{DD_HV_ADV}	SR	D	ADC Supply voltage ⁽²⁾	Reference to V _{SS_HV_ADV}	-0.3	—	6.0	V
V _{SS_HV_ADR_S}	SR	D	SAR ADC ground reference	_	-0.3	_	0.3	V
V _{DD_HV_ADR_S}	SR	D	SAR ADC voltage reference ⁽²⁾	Reference to V _{SS_HV_ADR_S}	-0.3	_	6.0	V
V _{SS} -V _{SS_HV_ADR_S}	SR	D	V _{SS_HV_ADR_S} differential voltage	_	-0.3	_	0.3	V
V _{SS} -V _{SS_HV_ADV}	SR	D	V _{SS_HV_ADV} differential voltage	_	-0.3	_	0.3	V
				—	-0.3	—	6.0	
			I/O input voltage	Relative to V_{ss}	-0.3	—	—	1
V _{IN}	SR	$\begin{array}{c c} \text{SR} & \text{D} & \text{range}^{(2)(3)} \\ \end{array}$	Relative to V _{DD_HV_IO} and V _{DD_HV_ADV}	_	_	0.3	V	
T _{TRIN}	SR	D	Digital Input pad transition time ⁽⁵⁾		_		1	ms
I _{INJ}	SR	т	Maximum DC injection current for each analog/digital PAD ⁽⁶⁾	_	-5	_	5	mA



Symbol		^	C Parameter Co	Conditions	Value			Unit
		C		Conditions	Min	Тур	Max	Unit
T _{STG}	SR	т	Maximum non- operating Storage temperature range	—	-55	_	125	°C
T _{PAS}	SR	С	Maximum non- operating temperature during passive lifetime	_	-55	_	150 ⁽⁷⁾	ů
T _{STORAGE}	SR	_	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range –40 °C to 60 °C		_	20	years
T _{SDR}	SR	т	Maximum solder temperature Pb- free packaged ⁽⁸⁾	_	_	_	260	Ĵ
MSL	SR	т	Moisture sensitivity level ⁽⁹⁾	_	_	_	3	
T _{XRAY} dose	SR	т	Maximum cumulated XRAY dose	Typical range for X-rays source during inspection:80 ÷ 130 KV; 20 ÷ 50 μΑ	_	_	1	grey

Table 4. Absolute maximum ratings (continued)

 V_{DD_LV}: allowed 1.335 V - 1.400 V for 60 seconds cumulative time at the given temperature profile. Remaining time allowed 1.260 V - 1.335 V for 10 hours cumulative time at the given temperature profile. Remaining time as defined in *Section 4.3: Operating conditions*.

V_{DD_HV}: allowed 5.5 V – 6.0 V for 60 seconds cumulative time at the given temperature profile, for 10 hours cumulative time with the device in reset at the given temperature profile. Remaining time as defined in *Section 4.3: Operating conditions*.

- 3. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3 V can be used for nominal calculations.
- 4. Relative value can be exceeded if design measures are taken to ensure injection current limitation (parameter IINJ).
- 5. This limitation applies to pads with digital input buffer enabled. If the digital input buffer is disabled, there are no maximum limits to the transition time.
- 6. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in *Section 4.8.3: I/O pad current specifications.*
- 7. 175°C are allowed for limited time. Mission profile with passive lifetime temperature >150°C have to be evaluated by ST to confirm that are granted by product qualification.
- 8. Solder profile per IPC/JEDEC J-STD-020D.
- 9. Moisture sensitivity per JDEC test method A112.



4.3 **Operating conditions**

Table 5 describes the operating conditions for the device, and for which all the specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded or the functionality of the device is not guaranteed.

Symphol		с	Parameter	Conditions		Value ⁽¹⁾		Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
F _{SYS} ⁽²⁾	SR	Ρ	Operating system clock frequency ⁽³⁾	—	—	_	180	MHz
T _{A_125 Grade} ⁽⁴⁾	SR	D	Operating Ambient temperature	_	-40	_	125	°C
T _{J_125} Grade ⁽⁴⁾	SR	Р	Junction temperature under bias	T _A = 125 °C	-40	_	150	°C
T _{A_105 Grade} ⁽⁴⁾	SR	D	Ambient temperature under bias	_	-40	_	105	°C
T _{J_105} Grade ⁽⁴⁾	SR	D	Operating Junction temperature	T _A = 105 °C	-40	_	130	°C
V _{DD_LV}	SR	Р	Core supply voltage ⁽⁵⁾	_	1.14	1.20	1.26 ^{(6) (7)}	V
V _{DD_HV_IO_MAIN} V _{DD_HV_IO_FLEX} V _{DD_HV_FLA} V _{DD_HV_OSC}	SR	Ρ	IO supply voltage	_	3.0	_	5.5	V
V _{DD_HV_ADV}	SR	Р	ADC supply voltage		3.0	_	5.5	V
V _{SS_HV_ADV} - V _{SS}	SR	D	ADC ground differential voltage	_	-25	_	25	mV
V _{DD_HV_ADR_S}	SR	Р	SAR ADC reference voltage	_	3.0	_	5.5	V
V _{DD_HV_ADR_S} - V _{DD_HV_ADV}	SR	D	SAR ADC reference differential voltage	_	_	_	25	mV
V _{SS_HV_ADR_S}	SR	Ρ	SAR ADC ground reference voltage	_	١	/ _{SS_HV_ADV}		V

Table 5. Operating conditions	lable 5	. 0	perating	conditions
-------------------------------	---------	-----	----------	------------



Sumbol		с	Parameter	Conditions		Value ⁽¹⁾		Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
V _{SS_HV_ADR_S} - V _{SS_HV_ADV}	SR	D	V _{SS_HV_ADR_S} differential voltage	_	-25	_	25	mV
V _{RAMP_HV}	SR	D	Slew rate on HV power supply	_	_	_	100	V/ms
V _{IN}	SR	Р	I/O input voltage range	_	0	—	5.5	V
I _{INJ1}	SR	т	Injection current (per pin) without performance degradation ⁽⁸⁾ (⁹⁾ (10)	Digital pins and analog pins	-3.0	_	3.0	mA
I _{INJ2}	SR	D	Dynamic Injection current (per pin) with performance degradation ⁽¹⁰⁾ (11)	Digital pins and analog pins	-10	_	10	mA

Table 5. Operating conditions (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

- 2. The maximum number of PRAM wait states has to be configured accordingly to the system clock frequency. Refer to *Table 6*.
- 3. Maximum operating frequency is applicable to the cores and platform of the device. See the Clock Chapter in the Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 4. In order to evaluate the actual difference between ambient and junction temperatures in the application, refer to *Section 5.6: Package thermal characteristics.*
- 5. Core voltage as measured on device pin to guarantee published silicon performance.
- 6. Core voltage can exceed 1.26 V with the limitations provided in *Section 4.2: Absolute maximum ratings*, provided that HVD134_C monitor reset is disabled.
- 1.260 V 1.290 V range allowed periodically for supply with sinusoidal shape and average supply value below or equal to 1.236 V at the given temperature profile.
- 8. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See *Section 4.2: Absolute maximum ratings* for maximum input current for reliability requirements.
- 9. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pins is above the supply rail, current will be injected through the clamp diode to the supply rails. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- 10. The limits for the sum of all normal and injected currents on all pads within the same supply segment can be found in *Section 4.8.3: I/O pad current specifications.*
- Positive and negative Dynamic current injection pulses are allowed up to this limit. I/O and ADC specifications are not granted. See the dedicated chapters for the different specification limits. See the Absolute Maximum Ratings table for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).



	States configuration
PRAMC WS	Clock Frequency (MHz)
1	<u>≤</u> 180
0	<u><</u> 120

Table 6. PRAM wait states configuration

4.3.1 Power domains and power up/down sequencing

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.

				Supply2		
		V _{DD_LV}	V _{DD_HV_IO_FLEX}	V _{DD_HV_IO_MAIN} V _{DD_HV_FLA} V _{DD_HV_OSC}	V _{DD_HV_ADV}	V _{DD_HV_ADR}
	V _{DD_HV_IO_FLEX}	ok		not allowed	ok	ok
Supply1	V _{DD_HV_IO_MAIN} V _{DD_HV_FLA} V _{DD_HV_OSC}	ok	ok		ok	ok
Sup	V _{DD_HV_ADV}	ok	ok	not allowed		ok
	V _{DD_HV_ADR}	ok	ok	not allowed	not allowed	

Table 7. Device supply relation during power-up/power-down sequence

During power-up, all functional terminals are maintained in a known state as described in the device pinout Microsoft Excel file attached to the IO_Definition document.



4.4 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device:

- All ESD testing are in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits,
- Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which include the complete DC parametric and functional testing at room temperature and hot temperature, maximum DC parametric variation within 10% of maximum specification".

		J -		
Parameter	С	Conditions	Value	Unit
ESD for Human Body Model (HBM) ⁽¹⁾	Т	All pins	2000	V
ESD for field induced Charged Device Model (CDM) ⁽²⁾	Т	All pins	500	V
	Т	Corner Pins	750	V

Table 8. ESD ratings

1. This parameter tested in conformity with ANSI/ESD STM5.1-2007 Electrostatic Discharge Sensitivity Testing.

2. This parameter tested in conformity with ANSI/ESD STM5.3-1990 Charged Device Model - Component Level.



4.5 Electromagnetic compatibility characteristics

EMC measurements at IC-level IEC standards are available from STMicroelectronics on request.



4.6 Temperature profile

The device is qualified in accordance to AEC-Q100 Grade1 requirements, such as HTOL 1,000 h and HTDR 1,000 hrs, T_J = 150 °C.

Mission profile exceeding AEC-Q100 Grade 1, and with junction Temperature equal to or lower than 150 °C have to be evaluated by ST to confirm that are covered by product qualification. Contact your STMicroelectronics Sales representative for validation.



4.7 Device consumption

Cumb al		с	Domonoton	meter Conditions	Value ⁽¹⁾			Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
		С		T _J = 40 °C		_	14	
		D		T _J = 25 °C	_	_	10	
I _{DD_LKG} ^{(2),(3)}	сс	D	Leakage current on the	T _J = 55 °C	_	_	20	mA
'DD_LKG` /`` /	00	D	V _{DD_LV} supply	T _J = 95 °C	—	_	50	ШA
		D		T _J = 120 °C	_	_	90	
		Ρ		T _J = 150 °C	_	_	180	
I _{DD_LV} ⁽³⁾	сс	Ρ	Dynamic current on the V _{DD_LV} supply, very high consumption profile ⁽⁴⁾	_	_	_	210	mA
I _{DD_HV}	сс	Ρ	Total current on the V _{DD_HV} supply ⁽⁴⁾	f _{MAX}	_	_	64	mA
IDD_LV_GW	СС	т	Dynamic current on the V _{DD_LV} supply, gateway profile ⁽⁵⁾	_	_	_	170	mA
IDD_HV_GW	СС	т	Dynamic current on the V _{DD_HV} supply, gateway profile ⁽⁵⁾	_	_	_	37	mA
IDD_LV_BCM	СС	т	Dynamic current on the V _{DD_LV} supply, body profile ⁽⁶⁾	_	_	_	150	mA
IDD_HV_BCM	сс	т	Dynamic current on the V _{DD_HV} supply, body profile ⁽⁶⁾	_	_	_	44	mA
IDD_MAIN_CORE_AC	сс	т	Main Core dynamic current ⁽⁷⁾	f _{MAX}	_	_	50	mA
I _{DD_HSM_AC}	сс	т	HSM platform dynamic operating current ⁽⁸⁾	f _{MAX} /2	_	_	20	mA
I _{DDHALT} ⁽⁹⁾	сс	т	Dynamic current on the V _{DD_LV} supply +Total current on the V _{DD_HV} supply	_	_	71	100	mA
IDDSTOP ⁽¹⁰⁾	сс	т	Dynamic current on the V _{DD_LV} supply +Total current on the V _{DD_HV} supply	_	_	15	30	mA

Table 9. Device consumption



Question		с	Demonster	O an ditiana		Value ⁽¹⁾		11
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
		D		T _J = 25 °C		85	160	
		С	Total standby mode	T _J = 40 °C		_	250	μA
I _{DDSTBY8}	СС	D	current on V _{DD_LV} and V אין פסע supply, 8 KB	T _J = 55 °C	_	_	370	
		D	V _{DD_HV} supply, 8 KB RAM ⁽¹¹⁾	T _J = 120 °C	_	1.2	2.2	mA
		Р		T _J = 150 °C	_	2.9	5.0	ma
		D		T _J = 25 °C	—	100	180	
		С	Total standby mode	T _J = 40 °C	_	—	270	μA
IDDSTBY32	СС	D	current on V _{DD_LV} and V א קס אין אס	T _J = 55 °C	_	—	410	- mA
		D	V _{DD_HV} supply, 32 KB RAM ⁽¹¹⁾	T _J = 120 °C	_	—	2.4	
		Р		T _J = 150 °C	_	—	5.5	
		D	Total standby mode	T _J = 25 °C	—	150	250	
		С		T _J = 40 °C	_	—	390	μA mA
IDDSTBY256	СС	D	current on V _{DD_LV} and V _{DD HV} supply,	T _J = 55 °C	_	_	590	
		D	V _{DD_HV} supply, 256 KB RAM ⁽¹¹⁾	T _J = 120 °C		2.0	3.5	
		Р		T _J = 150 °C	—	5.1	8	
I _{DDSSWU1}	сс	D	SSWU running over all STANDBY period with OPC/TU commands execution and keeping ADC off ⁽¹²⁾	T _J = 40 °C	_	1.0	3.5	mA
I _{DDSSWU2}	СС	D	SSWU running over all STANDBY period with OPC/TU/ADC commands execution and keeping ADC on ⁽¹³⁾	T _J = 40 °C	_	3.5	5.0	mA

Table 9. Device consumption (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

- 2. The leakage considered is the sum of core logic and RAM memories. The contribution of analog modules is not considered, and they are computed in the dynamic I_{DD LV} and I_{DD HV} parameters.
- I_{DD_LKG} (leakage current) and I_{DD_LV} (dynamic current) are reported as separate parameters, to give an indication of the consumption contributors. The tests used in validation, characterization and production are verifying that the total consumption (leakage+dynamic) is lower or equal to the sum of the maximum values provided (I_{DD_LKG} + I_{DD_LV}). The two parameters, measured separately, may exceed the maximum reported for each, depending on the operative conditions and the software profile used.
- 4. Use case: 2 x e200Z4 @180 MHz, HSM @90 MHz, all IPs clock enabled, Flash access with prefetch disabled, Flash consumption includes parallel read and program/erase, all SARADC in continuous conversion, DMA continuously triggered by ADC conversion, 4 DSPI / 8 CAN / 2 LINFlex and 2 DSPI transmitting, 2 x EMIOS running (8 channels in OPWMT mode), FIRC, SIRC, FXOSC, PLL0-1 running. The switching activity estimated for dynamic consumption does not include I/O toggling, which is highly dependent on the application. Details of the software configuration are available separately. The total device consumption is I_{DD_LV} + I_{DD_HV} + I_{DD_LKG} for the selected temperature.
- 5. Gateway use case: Two cores running at 160 MHz, DMA, PLL, FLASH read only 25%, 8xCAN, 1xEthernet, HSM, 2xSARADC.
- BCM use case: One Core running at 160 MHz, no lockstep no, DMA, PLL, FLASH read only 25%, 2xCAN, HSM, 4xSARADC.



- 7. Dynamic consumption of one core, including the dedicated I/D-caches and I/D-MEMS contribution.
- 8. Dynamic consumption of the HSM module, including the dedicated memories, during the execution of Electronic Code Book crypto algorithm on 1 block of 16 byte of shared RAM.
- Flash in Low Power. Sysclk at 160 MHz, PLL0_PHI at 160 MHz, XTAL at 40 MHz, FIRC 16 MHz ON, RCOSC1M off. FlexCAN: instances: 0, 1, 2, 3, 4, 5, 6, 7 ON (configured but no reception or transmission), Ethernet ON (configured but no reception or transmission), ADC ON (continuously converting). All others IPs clock-gated.
- 10. Sysclk = RC16 MHz, RC16 MHz ON, RC1 MHz ON, PLL OFF. All possible peripherals off and clock gated. Flash in power down mode.
- 11. STANDBY mode: device configured for minimum consumption, RC16 MHz off, RC1 MHz on, OSC32K off, SSWU off.
- 12. SSWU1 mode adder: FIRC = ON, SSWU clocked at 8 MHz and running over all STANDBY period, ADC off. The total standby consumption can be obtained by adding this parameter to the IDDSTBY parameter for the selected memory size and temperature.
- 13. SSWU2 mode adder: FIRC = ON, SSWU clocked at 8 MHz and running over all STANDBY period, ADC on in continuous conversion. The total standby consumption can be obtained by adding this parameter to the I_{DDSTBY} parameter for the selected memory size and temperature.



4.8 I/O pad specification

The following table describes the different pad type configurations.

Pad type	Description
Weak configuration	Provides a good compromise between transition time and low electromagnetic emission.
Medium configuration	Provides transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
Strong configuration	Provides fast transition speed; used for fast interface.
Very strong configuration	Provides maximum speed and controlled symmetric behavior for rise and fall transition. Used for fast interface including Ethernet and FlexRay interfaces requiring fine control of rising/falling edge jitter.
Differential configuration	A few pads provide differential capability providing very fast interface together with good EMC performances.
Input only pads	These low input leakage pads are associated with the ADC channels.
Standby pads	 These pads (LP pads) are active during STANDBY. They are configured in CMOS level logic and this configuration cannot be changed. Moreover, when the device enters the STANDBY mode, the pad-keeper feature is activated for LP pads. It means that: if the pad voltage level is above the pad keeper high threshold, a weak pull-up resistor is automatically enabled if the pad voltage level is below the pad keeper low threshold, a weak pull-down resistor is automatically enabled. For the pad-keeper high/low thresholds please consider (VDD_HV_IO_MAIN / 2) +/-20%.

Table 10. 1/0 pau specification descriptions	Table 10. I/C	pad specification	descriptions
--	---------------	-------------------	--------------

Note: Each I/O pin on the device supports specific drive configurations. See the signal description table in the device reference manual for the available drive configurations for each I/O pin. PMC_DIG_VSIO register has to be configured to select the voltage level (3.3 V or 5.0 V) for each IO segment.

Logic level is configurable in running mode while it is CMOS not-configurable in STANDBY for LP (low power) pads, so if a LP pad is used to wakeup from STANDBY, it should be configured as CMOS also in running mode in order to prevent device wrong behavior in STANDBY.

4.8.1 I/O input DC characteristics

The following table provides input DC electrical characteristics, as described in *Figure 3*.








			Table 11.	I/O input electrical cl	naracteristics	5		
Symbo		с	Parameter	Conditions		Value		Unit
Symbo	1	C	Parameter	Conditions	Min	Тур	Мах	Unit
				TTL				
V _{ihttl}	SR	Ρ	Input high level TTL	_	2		V _{DD_HV_IO} + 0.3	V
V _{ilttl}	SR	Р	Input low level TTL	—	-0.3	_	0.8	V
V _{hysttl}	сс	С	Input hysteresis TTL	_	0.3	_	_	V
				CMOS				
V _{ihcmos}	SR	Ρ	Input high level CMOS	_	0.65 * V _{DD}	—	V _{DD_HV_IO} + 0.3	V
V _{ilcmos}	SR	Р	Input low level CMOS	_	-0.3	_	0.35 * V _{DD}	V
V _{hyscmos}	сс	С	Input hysteresis CMOS	_	0.10 * V _{DD}	_	_	V
				COMMON				
I _{LKG}	СС	Ρ	Pad input leakage	INPUT-ONLY pads T _J = 150 °C	_		200	nA
I _{LKG}	сс	Р	Pad input leakage	STRONG pads T _J = 150 °C	_	_	1,000	nA
I _{LKG}	сс	Ρ	Pad input leakage	VERY STRONG pads, T _J = 150 °C	_		1,000	nA



Cumha		с	Devenueter	Conditions		Value		11
Symbo	1	U U	Parameter	Conditions	Min	Тур	Мах	Unit
C _{P1}	СС	D	Pad capacitance	—	_	_	10	pF
V _{drift}	сс	D	Input V _{il} /V _{ih} temperature drift	In a 1 ms period, with a temperature variation <30 °C	_	_	100	mV
W _{FI}	SR	С	Wakeup input filtered pulse ⁽¹⁾	—	_	_	20	ns
W _{NFI}	SR	С	Wakeup input not filtered pulse ⁽¹⁾	—	400	_	_	ns

Table 11. I/O input electrical characteristics (continued)

 In the range from W_{FI} (max) to W_{NFI} (min), pulses can be filtered or not filtered, according to operating temperature and voltage. Refer to the device pinout IO definition excel file for the list of pins supporting the wakeup filter feature.

0h.al	1		Demonster	Osaditismo		Value		11	
Symbol		С	Parameter	Conditions	Min	Тур	Max	– Unit	
		Т	Weak pull-up	$V_{IN} = 1.1 V^{(1)}$	—	_	130		
I _{WPU}	I _{WPU} CC	Ρ	current absolute value	V _{IN} = 0.69 * V _{DD_HV_IO} ⁽²⁾	15	_	—	μA	
R _{WPU}	сс	D	Weak Pull-up resistance	V _{DD_HV_IO} = 5.0 V ± 10%	33	_	93	KΩ	
R _{WPU}	сс	D	Weak Pull-up resistance	V _{DD_HV_IO} = 3.3 V ± 10%	19	_	62	KΩ	
	00	т	Weak pull-	V _{IN} = 0.69 * V _{DD_HV_IO} ⁽¹⁾	_	_	130	μΑ	
IWPD	NPD CC F	P	down current absolute value	V _{IN} = 0.9 V ⁽²⁾	15	_	—		
R _{WPD}	сс	D	Weak Pull- down resistance	V _{DD_HV_IO} = 5.0 V ± 10%	29	_	60	KΩ	
R _{WPD}	сс	D	Weak Pull- down resistance	V _{DD_HV_IO} = 3.3 V ± 10%	19		60	KΩ	

Table 12. I/O pull-up/pull-down electrical characteristics

1. Maximum current when forcing a change in the pin level opposite to the pull configuration.

2. Minimum current when keeping the same pin level state than the pull configuration.

Note: When the device enters into standby mode, the LP pads have the input buffer switched-on. As a consequence, if the pad input voltage VIN is $V_{SS} < V_{IN} < V_{DD_HV}$, an additional consumption can be measured in the VDD_HV domain. The highest consumption can be seen around mid-range (VIN ~=VDD_HV/2), 2-3mA depending on process, voltage and temperature.



This situation may occur if the PAD is used as a ADC input channel, and $V_{SS} < V_{IN} < V_{DD_HV}$. The applications should ensure that LP pads are always set to VDD_HV or VSS, to avoid the extra consumption. Please refer to the device pinout IO definition excel file to identify the low-power pads which also have an ADC function.

4.8.2 I/O output DC characteristics

Figure 4 provides description of output DC electrical characteristics.




Figure 4. I/O output DC electrical characteristics definition

The following tables provide DC characteristics for bidirectional pads:

- *Table 13* provides output driver characteristics for I/O pads when in WEAK/SLOW configuration.
- *Table 14* provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 15 provides output driver characteristics for I/O pads when in STRONG/FAST configuration.
- Table 16 provides output driver characteristics for I/O pads when in VERY STRONG/VERY FAST configuration.

Note:

10%/90% is the default condition for any parameter if not explicitly mentioned differently.



Symbol	1	с	Parameter	Conditions		Value		Unit
Symbol		C	Fardineter	conditions	Min	Тур	Мах	Unit
V _{ol_W}	сс	D	Output low voltage for Weak type PADs	I _{ol} = 0.5 mA V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	—	_	0.1*V _{DD}	V
V _{oh_W}	сс	D	Output high voltage for Weak type PADs	loh = 0.5 mA V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	0.9*V _{DD}	_	_	V
_		-	Output	V _{DD} = 5.0 V ± 10%	380	—	1040	
R_w	СС	Ρ	impedance for Weak type PADs	V _{DD} = 3.3 V ± 10%	250	—	700	Ω
	сс	т	Maximum output frequency for	CL = 25 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	_	_	2	MHz
F _{max_W}		Т	Weak type PADs	CL = 50 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	_	_	1	MHz
t	сс	т	Transition time output pin weak	CL = 25 pF V _{DD} = 5.0 V + 10% V _{DD} = 3.3 V + 10%	25	_	120	ns
t _{TR_W} CC 1	I	configuration, 10%-90%	CL = 50 pF V _{DD} = 5.0 V ± 10 % V _{DD} = 3.3 V ± 10 %	50	_	240	ns	
t _{skew_w}	сс	Т	Difference between rise and fall time, 90%-10%	_	_	_	25	%
I _{DCMAX_W}	сс	D	Maximum DC current	V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%		_	0.5	mA

Table 13. WEAK/SLOW I/O output characteristics

Table 14. MEDIUM I/O output characteristics

Symbol	1	с	Baramatar	Conditions		Value		Unit
Symbol		C	Farameter	rameter Conditions –		Тур	Мах	Unit
V _{ol_M}	сс	D	Output low voltage for Medium type PADs	I _{ol} = 2.0 mA V _{DD} =5.0 V ± 10 % V _{DD} =3.3 V ± 10 %	_	_	0.1*V _{DD}	V
V _{oh_M}	сс	D	Output high voltage for Medium type PADs	I _{oh} =2.0 mA V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	0.9*V _{DD}	_	_	V



Symbol	I	с	Deremeter	Conditions		Value		llmit	
Symbol			Parameter	Conditions	Min	Тур	Max	- Unit	
			Output	V _{DD} = 5.0 V ± 10%	90	—	260		
R_M	СС	Ρ	impedance for Medium type PADs	V _{DD} = 3.3 V ± 10%	60	_	170	Ω	
F	сс	т	Maximum output frequency for	CL = 25 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	_	_	12	MHz	
F _{max_M}		1	Medium type PADs	CL = 50 pF V _{DD} = 5.0 V ± 10 % V _{DD} = 3.3 V ± 10 %	_	_	6	MHz	
+	сс	т	Transition time output pin	CL = 25 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	8	_	30	ns	
t _{TR_M}	CC	Т		MEDIUM configuration, 10%-90%	CL = 50 pF V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	12	_	60	ns
t _{skew_m}	сс	т	Difference between rise and fall time, 90%-10%	_	_	_	25	%	
I _{DCMAX_M}	сс	D	Maximum DC current	V _{DD} = 5.0 V ± 10% V _{DD} = 3.3 V ± 10%	_	_	2	mA	

Table 14. MEDIUM I/O output	t characteristics (continued)
-----------------------------	-------------------------------

Table 15. STRONG/FAST I/O output characteristics

Symbol	Symbol C		Parameter	Conditions			Unit			
Symbol		C	Falailletei		Min	Тур	Мах	Onit		
N	сс	D	Output low voltage for	l _{ol} = 8.0 mA V _{DD} = 5.0 V ± 10%	_	_	0.1*V _{DD}	V		
Vol_S	V _{ol_S} CC D	D	Strong type PADs	l _{ol} = 5.5 mA V _{DD} =3 .3 V ± 10%	_	_	0.15*V _{DD}	V		
V.	сс		П	D	Output high voltage for	l _{oh} = 8.0 mA V _{DD} = 5.0 V ± 10%	0.9*V _{DD}	_	_	V
Voh_S	V _{oh_S} CC D		Strong type PADs	l _{oh} = 5.5 mA V _{DD} = 3.3 V ± 10%	0.85*V _{DD}	_	_	V		
			Output	$V_{DD} = 5.0 V \pm 10\%$	20	—	65			
R_s CC	C P	impedance for Strong type PADs	V _{DD} = 3.3 V ± 10%	28	_	90	Ω			



Cumhal		_	Devenator	Conditions	Value		Umit		
Symbol		С	Parameter	Conditions	Min	Тур	Max	– Unit	
				CL = 25 pF V _{DD} =5.0 V ± 10%	—	_	50	MHz	
F		т	Maximum output frequency for	CL = 50 pF V _{DD} =5.0 V ± 10%	—	_	25	MHz	
F _{max_S} CC	1	Strong type PADs	CL = 25 pF V _{DD} = 3.3 V ± 10%	_	_	25	MHz		
					CL = 50 pF V _{DD} = 3.3 V ± 10%	_	_	12.5	MHz
				CL = 25 pF V _{DD} = 5.0 V ± 10%	3	_	10	ns	
		с т	Ŧ	Transition time output pin	CL = 50 pF V _{DD} = 5.0 V ± 10%	5	_	16	
t _{TR_S} CC			STRONG configuration, 10%-90%	CL = 25 pF V _{DD} = 3.3 V ± 10%	1.5	_	15		
				CL = 50 pF V _{DD} = 3.3 V ± 10%	2.5	_	26		
	сс	D	Maximum DC	V _{DD} = 5 V ± 10%	_	_	8	mA	
I _{DCMAX_S}	00		current	V_{DD} = 3.3 V ± 10%	_	—	5.5		
t _{skew_s}	сс	т	Difference between rise and fall time, 90%-10%	_	_	_	25	%	

Table 15. STRONG/FAST I/O output characteristics (continued)
--

Table 16. VERY STRONG/VERY FAST I/O output characteristics

Symbol	Symbol C		Parameter	Conditions		Unit				
Symbol			Falameter	conditions	Min	Тур	Max	Unit		
V	<u> </u>	П	Output low voltage for Very	l _{ol} = 9.0 mA V _{DD} =5.0 V ± 10%	_	_	0.1*V _{DD}	V		
V _{ol_V}	CC D	D	Strong type PADs	I _{ol} = 9.0 mA V _{DD} =3.3 V ± 10%	_	_	0.15*V _{DD}	V		
			D		Output high voltage for Very	l _{oh} = 9.0 mA V _{DD} = 5.0 V ± 10%	0.9*V _{DD}	_	_	V
V oh_V	V _{oh_V} CC D	D	Strong type PADs	l _{oh} = 9.0 mA V _{DD} = 3.3 V ± 10%	0.85*V _{DD}	_	_	V		
			Output	V _{DD} = 5.0 V ± 10%	20	_	60			
R_V CC P		Ρ	impedance for Very Strong type PADs	V _{DD} = 3.3 V ± 10%	18	_	50	Ω		



Cumhal		~	Devementer	Conditions		Value		l lucit
Symbol		С	Parameter	Conditions -	Min	Тур	Мах	– Unit
				CL = 25 pF V _{DD} = 5.0 V ± 10%	_	_	50	MHz
F		т	Maximum output frequency for	CL = 50 pF V _{DD} = 5.0 V ± 10%	_	_	25	MHz
F _{max_V}	CC		Very Strong type PADs	CL = 25 pF V _{DD} = 3.3 V ± 10%	_	_	50	MHz
				CL = 50 pF V _{DD} = 3.3 V ± 10%	_	_	25	MHz
			10.000/	CL = 25 pF V _{DD} = 5.0 V ± 10%	1	_	6	
+	сс	т	10–90% threshold transition time	CL = 50 pF V _{DD} = 5.0 V ± 10%	3	_	12	
t _{TR_V}			output pin VERY STRONG configuration	CL = 25 pF V _{DD} = 3.3 V ± 10%	1.5	_	6	– ns
				CL = 50 pF V _{DD} = 3.3 V ± 10%	3	_	11	
			20–80% threshold	CL = 25 pF V _{DD} = 5.0 V ± 10%	0.8	_	4.5	
t _{TR20-80_} v	сс	Т	transition time output pin VERY STRONG configuration (Flexray Standard)	CL = 15 pF V _{DD} = 3.3 V ± 10%	1	_	4.5	ns
t _{trttl_} v	сс	т	TTL threshold transition time for output pin in VERY STRONG configuration (Ethernet standard)	CL = 25 pF V _{DD} = 3.3 V ± 10%	0.88	_	5	ns
			Sum of transition time	CL = 25 pF V _{DD} = 5.0 V ± 10%	—	_	9	
Σt _{TR20-80_V}	СС	Т	20–80% output pin VERY STRONG configuration	CL = 15 pF V _{DD} = 3.3 V ± 10%	_	_	9	ns
t _{skew_} v	сс	т	Difference between rise and fall delay	CL = 25 pF V _{DD} = 5.0 V ± 10%	0	_	1.2	ns
I _{DCMAX_V}	сс	D	Maximum DC current	V _{DD} = 5.0 V±10% V _{DD} = 3.3 V ± 10%	_	_	9	mA

Table 16. VERY STRONG/VERY FAST I/O output characteristics (continued)



4.8.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in the device pinout Microsoft Excel file attached to the IO_Definition document.

Table 17 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the ${\sf I}_{\sf RMSSEG}$ maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided on the I/O Signal Description table.

0h			Parameter Conditions			Value ⁽¹)	11				
Symbo	ы	С	Parameter	Conditions	Min	Тур	Max	Unit				
			Average co	nsumption ⁽²⁾								
I _{RMSSEG}	SR	D	Sum of all the DC I/O current within a supply segment	—	_	_	80	mA				
			-	C _L = 25 pF, 2 MHz, V _{DD} = 5.0 V ± 10 %	_	_	1.1					
	сс	СД	RMS I/O current for WEAK	C _L = 50 pF, 1 MHz, V _{DD} = 5.0 V ± 10 %	_	_	1.1	mA				
I _{RMS_W}		D	configuration	C _L = 25 pF, 2 MHz, V _{DD} = 3.3 V ± 10 %	_	_	1.0	IIIA				
				C _L = 25 pF, 1 MHz, V _{DD} = 3.3 V ± 10%	_	_	1.0					
				C _L = 25 pF, 12 MHz, V _{DD} = 5.0 V ± 10%	_	_	5.5					
I	сс		П	D			RMS I/O current for MEDIUM	C _L = 50 pF, 6 MHz, V _{DD} = 5.0 V ± 10%	_	_	5.5	mA
I _{RMS_M}		D	configuration	C _L = 25 pF, 12 MHz, V _{DD} = 3.3 V ± 10%	—	_	4.2					
				C _L = 25 pF, 6 MHz, V _{DD} = 3.3 V ± 10%	_	_	4.2					
				C _L = 25 pF, 50 MHz, V _{DD} = 5.0 V ± 10%	_	_	21					
 	I _{RMS_S} CC	D	RMS I/O current for STRONG	C _L = 50 pF, 25 MHz, V _{DD} = 5.0 V ± 10%	_	—	21	mA				
'RMS_S			C D configuration	C _L = 25 pF, 25 MHz, V _{DD} = 3.3 V ± 10%	_	_	10					
				C _L = 25 pF, 12.5 MHz, V _{DD} = 3.3 V ± 10%		_	10					

Table 17. I/O consumption



Symbo	.1	~		Conditions	,	Value ⁽¹)	Unit	
Symbo		С	Parameter	Conditions	Min	Тур	Мах	Unit	
				C _L = 25 pF, 50 MHz, V _{DD} = 5.0 V ± 10%	—	_	23		
	сс		RMS I/O current for VERY	C _L = 50 pF, 25 MHz, V _{DD} = 5.0 V ± 10%	_	_	23	mA	
I _{RMS_V}		D	STRONG configuration	C _L = 25 pF, 50 MHz, V _{DD} = 3.3 V ± 10%	_	_	16		
		C _L = 25 pF, 25 MHz, V _{DD} = 3.3 V ± 10%		Dynamic co		_	_	16	
			Dynamic co	nsumption ⁽³⁾					
	0.0	_	Sum of all the dynamic and DC	V _{DD} = 5.0 V ± 10%	—		195		
I _{DYN_SEG}	SR	D	I/O current within a supply segment	V _{DD} = 3.3 V ± 10%	—		150	mA	
				C_L = 25 pF, V_{DD} = 5.0 V ± 10%	_	_	16.7		
	I _{DYN_W} CC D	C D Dynamic I/O current for WEAK configuration	C_{L} = 50 pF, V_{DD} = 5.0 V ± 10%	_	_	16.8	mA		
^I DYN_W			configuration	C_L = 25 pF, V_{DD} = 3.3 V ± 10%	_	_	12.9	mA	
				C_L = 50 pF, V_{DD} = 3.3 V ± 10%	_	_	12.9		
				C_L = 25 pF, V_{DD} = 5.0 V ± 10%	_	_	18.2		
	сс	D	Dynamic I/O current for	C_L = 50 pF, V_{DD} = 5.0 V ± 10%	_	_	18.4	mA	
I _{DYN_M}		D	MEDIUM configuration	C _L = 25 pF, V _{DD} = 3.3 V ± 10%	_	_	14.3	ma	
				C_L = 50 pF, V_{DD} = 3.3 V ± 10%	_	_	16.4		
				C_L = 25 pF, V_{DD} = 5.0 V ± 10%	_	_	57		
	Dynar	Dynamic I/O current for	Dynamic I/O current for	C_L = 50 pF, V_{DD} = 5.0 V ± 10%	_	_	63.5	mA	
I _{DYN_S} CC D	STRONG configuration		C_L = 25 pF, V_{DD} = 3.3 V ± 10%	_	_	31			
				C_L = 50 pF, V_{DD} = 3.3 V ± 10%	_		33.5		

Table 17. I/O consumption (continued)



Symbol		с	Parameter	Conditions	Value ⁽¹⁾			Unit
					Min	Тур	Max	Unit
I _{DYN_V}	сс	D	Dynamic I/O current for VERY STRONG configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	_	_	62	mA
				$C_L = 50 \text{ pF}, V_{DD} = 5.0 \text{ V} \pm 10\%$	_	_	70	
				C_L = 25 pF, V_{DD} = 3.3 V ± 10%	_	_	52	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	_	_	55	

Table 17. I/O consumption (continued)

1. I/O current consumption specifications for the 4.5 V \leq V_{DD_HV_IO} \leq 5.5 V range are valid for VSIO_[VSIO_xx] = 1, and VSIO[VSIO_xx] = 0 for 3.0 V \leq V_{DD_HV_IO} \leq 3.6 V.

2. Average consumption in one pad toggling cycle.

3. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition. When possible (timed output) it is recommended to delay transition between pads by few cycles to reduce noise and consumption.



4.9 Reset pad (PORST) electrical characteristics

The device implements dedicated bidirectional reset pins as below specified. $\overrightarrow{\text{PORST}}$ pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is 4.7 K Ω .




Figure 5. Startup Reset requirements

Figure 6 describes device behavior depending on supply signal on PORST:

- 1. **PORST** low pulse has too low amplitude: it is filtered by input buffer hysteresis. Device remains in current state.
- 2. **PORST** low pulse has too short duration: it is filtered by low pass filter. Device remains in current state.
- 3. PORST low pulse is generating a reset:
 - a) **PORST** low but initially filtered during at least WFRST. Device remains initially in current state.
 - b) **PORST** potentially filtered until WNFRST. Device state is unknown. It may either be reset or remains in current state depending on extra condition (temperature, voltage, device).
 - c) **PORST** asserted for longer than WNFRST. Device is under reset.






Figure 6. Noise filtering on reset signal

Table 18. Reset PAD electrical characteristics

Symbol		с	Parameter	Conditions		Value		Unit
Symbol		0	Faranieter	Conditions	Min	Тур	Мах	Unit
V _{IHRES}	SR	Ρ	Input high level TTL	V _{DD_HV} = 5.0 V ± 10% V _{DD_HV} = 3.3 V ± 10%	2	—	V _{DD_HV_IO} +0.3	V
V _{ILRES}	SR	Ρ	Input low level	$V_{DD_{HV}} = 5.0 \text{ V} \pm 10\%$	-0.3	_	0.8	V
			TTL	$V_{DD_{HV}} = 3.3 V \pm 10\%$	-0.3	_	0.6	
V _{HYSRES}	СС	С	Input hysteresis	$V_{DD_{HV}} = 5.0 \text{ V} \pm 10\%$	0.3	_	—	V
			TTL	$V_{DD_{HV}} = 3.3 V \pm 10\%$	0.2		—	
V _{DD_POR}	СС	D	Minimum supply	$V_{DD_{HV}} = 5.0 \text{ V} \pm 10\%$	_	—	1.6	V
			for strong pull- down activation	$V_{DD_{HV}} = 3.3 \text{ V} \pm 10\%$	_		1.05	



0h.s			Demonster	O a ra di ti a ra a		Value		11
Symbo		С	Parameter	Conditions	Min	Тур	Мах	– Unit
I _{OL_R}	CC	Ρ	Strong pull-down	V _{DD_HV} = 5.0 V ± 10%	12	—	—	mA
			current (1)	$V_{DD_{HV}} = 3.3 V \pm 10\%$	8	—	—	
I _{WPU}	CC	Ρ	Weak pull-up current absolute value	V _{IN} = 1.1 V ⁽²⁾ V _{DD_HV} = 5.0 V ± 10%	_	_	130	μA
		Ρ	value	V _{IN} = 1.1 V V _{DD_HV} = 3.3 V ± 10%	—	_	70	
		Р		V _{IN} = 0.69 * V _{DD_HV_IO} ⁽³⁾ V _{DD_HV} = 5.0 V ± 10%	15	—	—	
		Ρ		V _{IN} = 0.69 * V _{DD_HV_IO} V _{DD_HV} = 3.3 V ± 10%	15	—	—	
I _{WPD}	CC	Р	Weak pull-down current absolute value	V _{IN} = 0.69 * V _{DD_HV_IO} ⁽²⁾ V _{DD_HV} = 5.0 V ± 10%	_	_	130	μA
		Р		$V_{IN} = 0.69 *$ $V_{DD_HV_IO}^{(2)}$ $V_{DD_HV} = 3.3 V \pm 10\%$	_	_	80	
		Ρ		V _{IN} = 0.9 V V _{DD_HV} = 5.0 V ± 10%	15	_	—	
		Р		V _{IN} = 0.9 V V _{DD_HVDD_HV} = 3.3 V ± 10%	15	_	_	
W _{FRST}	СС	Р	Input filtered	V _{DD_HV} = 5.0 V ± 10%	_	_	500	ns
		Р	pulse	$V_{DD_{HV}} = 3.3 V \pm 10\%$			600	
W _{NFRST}	СС	Р	Input not filtered	$V_{DD_{HV}} = 5.0 \text{ V} \pm 10\%$	2000			ns
		Р	pulse	$V_{DD_{HV}} = 3.3 V \pm 10\%$	3000	_	_	

Table 18. Reset PAD electrical characteristics (continued)

 I_{ol r} applies to PORST: Strong Pull-down is active on PHASE0 for PORST. Refer to the device pinout IO definition excel file for details regarding pin usage.

2. Maximum current when forcing a change in the pin level opposite to the pull configuration.

3. Minimum current when keeping the same pin level state than the pull configuration.

Table 19. Reset Pad state during power-up and reset

PAD	POWER-UP State	RESET state	DEFAULT state ⁽¹⁾	STANDBY state
PORST	Strong pull-down	Weak pull-down	Weak pull-down	Weak pull-up


1. Before SW Configuration. Please refer to the Device Reference Manual, Reset Generation Module (MC_RGM) Functional Description chapter for the details of the power-up phases.



4.10 PLLs

Two phase-locked loop (PLL) modules are implemented to generate system and auxiliary clocks on the device.

Figure 7 depicts the integration of the two PLLs. Refer to device Reference Manual for more detailed schematic.





4.10.1 PLL0

 Table 20. PLL0 electrical characteristics

Symbol		с	Parameter	Conditions		Value		Unit
Symbol		C	Falameter	Conditions	Min	Тур	Max	Omt
f _{PLL0IN}	SR	—	PLL0 input clock ⁽¹⁾	—	8	—	44	MHz
Δ_{PLLOIN}	SR	_	PLL0 input clock duty cycle ⁽¹⁾	_	40	_	60	%
f _{INFIN}	SR	_	PLL0 PFD (Phase Frequency Detector) input clock frequency	_	8	_	20	MHz
f _{PLL0VCO}	СС	Ρ	PLL0 VCO frequency	_	600	—	1400	MHz
f _{PLL0PHI0}	СС	D	PLL0 output frequency	_	4.762	—	400	MHz
f _{PLL0PHI1}	СС	D	PLL0 output clock PHI1	_	20	—	175 ⁽²⁾	MHz
t _{PLL0LOCK}	СС	Р	PLL0 lock time	_	—	—	100	μs
	сс	т	PLL0_PHI0 single period jitter fPLL0IN = 20 MHz (resonator)	f _{PLL0PHI0} = 400 MHz, 6-sigma pk-pk	_	_	200	ps



Cumhal		с	Parameter	Conditions		Value		11
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
^Δ PLL0PHI1SPJ ⁽³⁾	сс	D	PLL0_PHI1 single period jitter fPLL0IN = 20 MHz (resonator)	f _{PLL0PHI1} = 40 MHz, 6-sigma pk-pk	_	_	300 ⁽⁴⁾	ps
			PLL0 output long term	10 periods accumulated jitter (80 MHz equivalent frequency), 6-sigma pk-pk	_	_	±250	ps
$\Delta_{PLLOLTJ}^{(3)}$	Δ _{PLL0LTJ} ⁽³⁾ CC	CC D	jitter ⁽⁴⁾	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk			±300	ps
				long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)			±500	ps
I _{PLL0}	СС	D	PLL0 consumption	FINE LOCK state	_	_	6	mA

Table 20. PLL0 electrical characteristics (continued)

1. PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted when using internal RCOSC or external oscillator is used in functional mode.

2. If the PLL0_PHI1 is used as an input for PLL1, then the PLL0_PHI1 frequency shall obey the maximum input frequency limit set for PLL1 (87.5 MHz, according to *Table 21*).

3. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.

4. V_{DD_LV} noise due to application in the range V_{DD_LV} = 1.20 V±5%, with frequency below PLL bandwidth (40 kHz) will be filtered.



4.10.2 PLL1

PLL1 is a frequency modulated PLL with Spread Spectrum Clock Generation (SSCG) support.

			Table 21. PLL1 elect	rical characteristic	s			
Symbol		с	Parameter	Conditions		Value		Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL1IN}	SR	—	PLL1 input clock ⁽¹⁾	—	37.5		87.5	MHz
Δ_{PLL1IN}	SR	_	PLL1 input clock duty cycle ⁽¹⁾	—	35	_	65	%
f _{INFIN}	SR	_	PLL1 PFD (Phase Frequency Detector) input clock frequency	_	37.5		87.5	MHz
f _{PLL1VCO}	СС	Р	PLL1 VCO frequency	—	600	_	1400	MHz
f _{PLL1PHI0}	СС	D	PLL1 output clock PHI0	—	4.762	—	F _{SYS} ⁽²⁾	MHz
t _{PLL1LOCK}	СС	Р	PLL1 lock time	—	—	_	50	μs
f _{PLL1MOD}	сс	Т	PLL1 modulation frequency	—	_	_	250	kHz
18 1	сс	т	PLL1 modulation depth	Center spread ⁽³⁾	0.25		2	%
δ _{PLL1MOD}		1	(when enabled)	Down spread	0.5	_	4	%
∆ _{PLL1PHI0SPJ} (4)	сс	Т	PLL1_PHI0 single period peak to peak jitter	f _{PLL1PHI0} = 200 MHz, 6-sigma	_	_	500 ⁽⁵⁾	ps
I _{PLL1}	CC	D	PLL1 consumption	FINE LOCK state			5	mA

Table 21. PLL1 elect	rical characteristic	s

1. PLL1IN clock retrieved directly from either internal PLL0 or external FXOSC clock. Input characteristics are granted when using internal PPL0 or external oscillator is used in functional mode.

2. Refer to Section 4.3: Operating conditions for the maximum operating frequency.

The device maximum operating frequency F_{SYS} (max) includes the frequency modulation. If center modulation is selected, the FSYS must be below the maximum by MD (Modulation Depth Percentage), such that FSYS(max)=FSYS(1+MD%). Refer to the Reference Manual for the PLL programming details.

Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin. 4.

5. 1.25 V±5%, application noise below 40 kHz at $V_{\text{DD_LV}}$ pin - no frequency modulation.



4.11 Oscillators

4.11.1 Crystal oscillator 40 MHz

Table 22. External 40 MHz oscillator electrical specifications

Symbo		<u> </u>	Devementer	Conditions	V	alue	Unit
Symbo	1	С	Parameter	Conditions	Min	Max	Unit
f _{XTAL}	CC	D	Crystal Frequency	—	4 ⁽²⁾	8	MHz
			Range ⁽¹⁾		>8	20	
					>20	40	
t _{cst}	CC	Т	Crystal start-up time ^{(3),(4)}	T _J = 150 °C	—	5	ms
t _{rec}	CC	D	Crystal recovery time ⁽⁵⁾	—	—	0.5	ms
V _{IHEXT}	СС	D	EXTAL input high voltage ⁽⁶⁾ (External Reference)	$V_{REF} = 0.29 * V_{DD_HV_OSC}$	V _{REF} + 0.75	—	V
V _{ILEXT}	CC	D	EXTAL input low voltage ⁽⁶⁾ (External Reference)	$V_{REF} = 0.29 * V_{DD_HV_OSC}$	—	V _{REF} - 0.75	V
C _{S_EXTAL}	CC	D	Total on-chip stray capacitance on EXTAL pin ⁽⁷⁾	_	3	7	pF
C _{S_XTAL}	CC	D	Total on-chip stray capacitance on XTAL pin ⁽⁷⁾	_	3	7	pF
g _m	CC	Ρ	Oscillator Transconductance	f _{XTAL} = 4 - 8 MHz freq_sel[2:0] = 000	3.9	13.6	mA/V
		D		f _{XTAL} = 5 - 10 MHz freq_sel[2:0] = 001	5	17.5	
		D		f _{XTAL} = 10 – 15 MHz freq_sel[2:0] = 010	8.6	29.3	
		Ρ		f _{XTAL} = 15 - 20 MHz freq_sel[2:0] = 011	14.4	48	
		D		f _{XTAL} = 20 - 25 MHz freq_sel[2:0] = 100	21.2	69	
		D		f _{XTAL} = 25 – 30 MHz freq_sel[2:0] = 101	27	86	
		D		f _{XTAL} = 30 - 35 MHz freq_sel[2:0] = 110	33.5	115	
		Ρ		f _{XTAL} = 35 - 40 MHz freq_sel[2:0] = 111	33.5	115	
V _{EXTAL}	CC	D	Oscillation Amplitude on the EXTAL pin after startup ⁽⁸⁾	T _J = –40 °C to 150 °C	0.5	1.8	V



Symbo		с	Parameter	Conditions	v	alue	Unit
Symbo		Ŭ	Farameter	Conditions	Min	Min Max	
V _{HYS}	CC	D	Comparator Hysteresis	T _J = –40 °C to 150 °C	0.1	1.0	V
I _{XTAL}	CC	D	XTAL current ^{(8),(9)}	T _J = –40 °C to 150 °C	_	14	mA

Table 22. External 40 MHz oscillator electrical specifications (continued)

1. The range is selectable by UTEST miscellaneous DCF client XOSC_FREQ_SEL.

2. The XTAL frequency, if used to feed the PPL0 (or PLL1), shall obey the minimum input frequency limit set for PLL0 (or PLL1).

3. This value is determined by the crystal manufacturer and board design, and it can potentially be higher than the maximum provided.

- 4. Proper PC board layout procedures must be followed to achieve specifications.
- 5. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
- 6. Applies to an external clock input and not to crystal mode.
- 7. See crystal manufacturer's specification for recommended load capacitor (C_L) values. The external oscillator requires external load capacitors when operating from 8 MHz to 16 MHz. Account for on-chip stray capacitance (C_{S EXTAL}/C_{S XTAL}) and PCB capacitance when selecting a load capacitor value. When operating at 20 MHz/40 MHz, the integrated load capacitor value is selected via S/W to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
- 8. Amplitude on the EXTAL pin after startup is determined by the ALC block, that is the Automatic Level Control Circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation in order to reduce power, distortion, and RFI, and to avoid over driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
- 9. I_{XTAL} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator.

4.11.2 Crystal Oscillator 32 kHz

Table 23. 32 kHz External Slow Oscillator electrical specifications

Symbol	I	с	Parameter	Conditions		Value		Unit
Symbol		C	Falailletei	Conditions	Min	Тур	Мах	Onit
f _{sxosc}	SR	Т	Slow external crystal oscillator frequency	_	—	32768	_	Hz
9 _{msxosc}	СС	Ρ	Slow external crystal oscillator transconductance	_	9.5	_	32	µA/V
V _{sxosc}	CC	Т	Oscillation Amplitude	_	0.5	_	1.7	V
I _{sxoosc}	CC	D	Oscillator consumption		_	—	9	μA
T _{sxosc}	CC	Т	Start up time	_	_	_	2	s

4.11.3 RC oscillator 16 MHz

Cumb - I		_	Devenueter	Condition -		Value		11
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit
f _{Target}	CC	D	IRC target frequency	_		16	_	MHz
δf _{var_noT}	CC	Ρ	IRC frequency variation without temperature compensation	T < 150 °C	-5	_	5	%
δf_{var_T}	СС	Т	IRC frequency variation with temperature compensation	T < 150 °C	-3	_	3	%
δf _{var_SW}		Т	IRC software trimming accuracy	Trimming temperature	-0.5	<u>+</u> 0.3	0.5	%
T _{start_noT}	CC	Т	Startup time to reach within f _{var_noT}	Factory trimming already applied	_	_	5	μs
T _{start_T}	CC	Т	Startup time to reach within f _{var_T}	Factory trimming already applied	_	_	120	μs
I _{FIRC}	СС	Т	Current consumption on HV power supply ⁽¹⁾	After T _{start_T}	_	_	1200	μA

Table 24. Internal RC oscillator electrical specifications

1. The actual consumption difference can be higher due to additional consumption of core logic clocked by RCOSC16M.



4.11.4 Low power RC oscillator

Cumha		~	Devenedar	Conditions		Value		11
Symbol	I	С	Parameter	Conditions	Min	Тур	Max	– Unit
F _{sirc}	СС	Т	Slow Internal RC oscillator frequency			1024	_	kHz
δf _{var_T}	CC	Ρ	Frequency variation across temperature	–40 °C < T < 150 °C	-9	_	+9	%
δf _{var_V}	СС	Ρ	Frequency variation across voltage	–40 °C < T < 150 °C	-5	-	+5	%
I _{sirc}	СС	Т	Slow Internal RC oscillator current	T = 55 °C	_	_	6	μA
T _{sirc}	CC	Т	Start up time, after switching ON the internal regulator.	_		_	12	μS

Table 25. 1024 kHz internal RC oscillator electrical characteristics



4.12 ADC system

4.12.1 ADC input description

Figure 8 shows the input equivalent circuit for SARn and SARB channels.




Figure 8. Input equivalent circuit (Fast SARn and SARB channels)

All specifications in the following table are valid for the full input voltage range for the analog inputs.

Symbol		C Parameter		Conditions	Value		Unit
Symbol		C	Faiametei	Conditions	Min	Max	Onit
R _{20KΩ}	сс	D	Internal voltage reference source		16	30	KΩ
I _{LKG}	сс	_	Input leakage current, two ADC channels on input-only pin.	See IO chapter <i>Table 11: I/O input electrical characteristics</i> , parameter I _{LKG} .			
I _{INJ1}	SR	_	Injection current on analog input preserving functionality at full or degraded performances.	See Operating Conditions chapter <i>Table 5: Operating conditions</i> , I _{INJ1} parameter.			
C _{HV_ADC}	SR	D	V _{DD_HV_ADV} external capacitance.	See Power Management chapter <i>Table 34: Extern components integration</i> , C _{ADC} parameter.			External
C _{P1}	сс	D	Pad capacitance	See IO chapter <i>Table 11: I/O input electrical characteristics</i> , parameter C _{P1} .			

Table 26. ADC pin specification



0. multi al			Damanatan	O and life and	Va	lue	llmit
Symbol		С	Parameter	Conditions	Min	Max	Unit
				SARB channels	—	2	
C _{P2}	СС	D	Internal routing capacitance	SARn 10bit channels	—	0.5	pF
				SARn 12bit channels	—	1	
Cs	сс	D	SAR ADC sampling capacitance	SARn 12bit	_	5	рF
US			SAILADO Sampling Capacitance	SARn 10bit	—	— 2	
				SARB channels	0	1.8	
R _{SWn}	СС	D	Analog switches resistance	SARn 10bit channels	0	0.8	kΩ
				SARn 12bit channels	0	0 1.8	
R _{AD}	сс	D	ADC input analog switches	SARn 12bit	_	0.8	kΩ
I AD	00		resistance	SARn 10bit	—	3.2	N22
R _{CMSW}	СС	D	Common mode switch resistance	Sum of the two		9	kΩ
R _{CMRL}	СС	D	Common mode resistive ladder	resistances		5	kΩ
D (1)	00		Discharge resistance for ADC	$V_{DD_{HV_{IO}}} = 5.0 \text{ V} \pm 10\%$	—	300	W
R _{SAFEPD} ⁽¹⁾	CC	D	input-only pins (strong pull-down for safety)	$V_{DD_HV_IO} = 3.3 V \pm 10\%$	—	500	W
A _{BGAP}	СС	D	ADC digital bandgap accuracy		-1.5	+1.5	%
C _{EXT}	SR		External capacitance at the pad input pin	To preserve the accuracy of the ADC, it is necessar that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible. This capacitor contributes to attenuating the noise present on the input pin. The impedance relative to the signal source can limit the ADC's sample rate.			

Table 26. ADC pin specification (continued)

1. It enables discharge of up to 100 nF from 5 V every 300 ms. Refer to the device pinout Microsoft Excel file attached to the IO_Definition document for the pads supporting it.

4.12.2 SAR ADC 12-bit electrical specification

The SARn ADCs are 12-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Note: The functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maximum may affect device reliability or cause permanent damage to the device.

48/153



Symbol		с	Parameter	Conditions	Va	lue	Unit
Symbol		C	Parameter	Conditions	Min	Max	Unit
f	SR	Ρ	Clock frequency	Standard frequency mode	7.5	13.33	MHz
f _{ADCK}		Т	Clock frequency	High frequency mode	>13.33	16.0	
t _{ADCINIT}	SR	—	ADC initialization time	—	1.5	—	μs
t _{ADCBIASINIT}	SR		ADC BIAS initialization time	—	5	—	μs
+	еD	SR T ADO	ADC decharge time	Fast SAR	1/f _{ADCK}	—	
t _{ADCPRECH}	JA			Slow SAR (SARDAC_B)	2/f _{ADCK}	—	- μs
ΔV _{PRECH}	SR	D	Decharge voltage precision	Т _Ј < 150 °С	0	0.25	V
R _{20KΩ}	сс	D	Internal voltage reference source impedance	_	16	30	KΩ
ΔV _{INTREF}	сс	Ρ	Internal reference voltage precision	Applies to all internal reference points (V _{SS_HV_ADR} , 1/3 * V _{DD_HV_ADR} , 2/3 * V _{DD_HV_ADR} , V _{DD_HV_ADR})	-0.20	0.20	v

Table 27.	SARn ADC	electrical s	pecification
	••••••••		



Cumb al		~	Devenueter	Conditions	Va	lue	Line:4
Symbol		С	Parameter	Conditions	Min	Max	– Unit
		Ρ		Fast SAR – 12-bit configuration	6/f _{ADCK}		
				Fast SAR – 10-bit configuration mode 1 ⁽²⁾ (Standard frequency mode only)	6/f _{ADCK}		
				Fast SAR – 10-bit configuration mode 2 ⁽³⁾ (Standard frequency mode only)	5/f _{ADCK}		
				Fast SAR – 10-bit configuration mode 3 ⁽⁴⁾ (High frequency mode only)	6/f _{ADCK}		
				Slow SAR (SARADC_B) – 12-bit configuration	12/f _{ADCK}		
^t ADCSAMPLE	SR	D	ADC sample time ⁽¹⁾	Slow SAR (SARADC_B) – 10-bit configuration mode 1 ⁽²⁾ (Standard frequency mode only)	12/f _{ADCK}	—	μs
				Slow SAR (SARADC_B) – 10-bit configuration mode 2 ⁽³⁾ (Standard frequency mode only)	10/f _{ADCK}		
				Slow SAR (SARADC_B) – 10-bit configuration mode 3 ⁽⁴⁾ (High frequency mode only)	12/f _{ADCK}		
				Conversion of BIAS test channels through 20 $k\Omega$ input.	40/f _{ADCK}		
t	SR	Ρ	ADC evaluation time	12-bit configuration	12/f _{ADCK}	_	110
^t ADCEVAL		D		10-bit configuration	10/f _{ADCK}		μs
I _{ADCREFH} ^{(5),(6)}	сс	т	ADC high reference current	Run mode (average across all codes)	_	7	μA
				Power Down mode	_	1	
I _{ADCREFL} ⁽⁶⁾	сс	D	ADC low reference	$\begin{array}{l} \text{Run mode} \\ \text{V}_{\text{DD_HV_ADR_S}} \leq 5.5 \text{ V} \end{array}$	_	15	μA
'ADCREFL` ´			current	Power Down mode $V_{DD_HV_ADR_S} \le 5.5 \text{ V}$	—	1	
I (6)	сс	Ρ	V _{DD_HV_ADV} power	Run mode	—	4.0	m^
I _{ADV_S} ⁽⁶⁾		D	supply current	Power Down mode	_	0.04	— mA

Table 27. SARn ADC electrical specification (continued)



Symbol		6	C Parameter Conditions	Va	lue	Unit		
Symbol		C	Parameter	Conditions	Min	Max		
		т		T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-4	4		
	Ρ	Total unadjusted error	T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-6	6	LSB		
TUE ₁₂	СС	T in 12-bit configuration ⁽⁷⁾	in 12-bit	T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-6	6	(12b)	
			High frequency mode, T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-12	12			
		D		Mode 1, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-1.5	1.5		
TUE ₁₀	сс	D	Total unadjusted error in 10-bit	Mode 1, T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-2.0	2.0	LSB	
		С	configuration ⁽⁷⁾	Mode 2, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-3.0	3.0	(10b)	
		С		Mode 3, T _J < 150 °C, V _{DD_HV_ADV} > 3 V V _{DD_HV_ADR_S} > 3 V	-4.0	4.0		

Table 27. SARn ADC electrical specification (continued)



Symbol		с	Parameter	Conditions	Va	lue	Unit
Symbol		C	Parameter	Conditions	Min	Max	Unit
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV}$ $\in [0:25 \text{ mV}]$	-1	1	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV}$ $\in [25:50 mV]$	-2	2	
				$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV}$ $\in [50:75 mV]$	-4	4	
			TUE degradation due	$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV}$ $\in [75:100 \text{ mV}]$	-6	6	
∆TUE ₁₂	сс	CC D		$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-2.5	2.5	LSB (12b)
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 mV]$	-4	4	
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 mV]$	-7	7	
				$\begin{array}{l} V_{DD_HV_ADV} < V_{IN} < \\ V_{DD_HV_ADR} \\ V_{DD_HV_ADR} - V_{DD_HV_ADV} \\ \in \ [75:100 \ mV] \end{array}$	-12	12	
DNL ⁽⁸⁾	P	Differential non-	Standard frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	LSB	
		CC Differential non- linearity		High frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	(12b)

Table 27. SARn ADC electrical specification (continued)

 Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Refer to *Figure 8* for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

2. Mode1: 6 sampling cycles + 10 conversion cycles at 13.33 MHz.

3. Mode2: 5 sampling cycles + 10 conversion cycles at 13.33 MHz.

4. Mode3: 6 sampling cycles + 10 conversion cycles at 16 MHz.

5. I_{ADCREFH} and I_{ADCREFL} are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.

6. Current parameter values are for a single ADC.



- 7. TUE is granted with injection current within the range defined in Table 26, for parameters classified as T and D.
- 8. DNL is granted with injection current within the range defined in *Table 26*, for parameters classified as T and D.

4.12.3 SAR ADC 10-bit electrical specification

The ADC comparators are 10-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Note: The functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maximum may affect device reliability or cause permanent damage to the device.

Symbol		с	Deveneter	Conditions	Value		Unit			
Symbol		C	Parameter	Conditions	Min	Max	Unit			
f	SR	Р	Clock frequency	Standard frequency mode	7.5	13.33	MHz			
f _{ADCK}	SK	Т	Clock frequency	High frequency mode	>13.33	16.0				
t _{ADCINIT}	SR	—	ADC initialization time	—	1.5	_	μs			
t _{ADCBIASINIT}	SR	_	ADC BIAS initialization time	_	5	_	μs			
t _{ADCINITSBY}	SR	—	ADC initialization time in standby	Standby Mode	8		μs			
+	SR	т	ADC precharge time	Fast channel	1/f _{ADCK}	_				
t _{ADCPRECH} S	SK	1	ADC precharge time	Standard channel	2/f _{ADCK}	_	μs			
ΔV_{PRECH}	SR	D	Precharge voltage precision	Т _Ј < 150 °С	0	0.25	V			
	SR	Р	ADC sample time ⁽¹⁾	10-bit ADC mode, Fast channel	5/f _{ADCK} ⁽²⁾		μs			
^t ADCSAMPLE	эк			10-bit ADC mode, Standard channel	6/f _{ADCK}		μs			
+	SR	Р	ADC evaluation time	10-bit ADC mode	10/f _{ADCK}	_				
t _{ADCEVAL}	SK	D	ADC evaluation time	ADC comparator mode	2/f _{ADCK}	_	μs			
						ADC high reference	Run mode (average across all codes)	_	7	
I _{ADCREFH} ^{(3),(4)}	СС	Т	current	Power Down mode	—	1	μA			
				ADC comparator mode	—	19.5]			
				Run mode $V_{DD_HV_ADR_S} \le 5.5 V$	—	15				
I _{ADCREFL} ⁽⁵⁾	СС	сс	CC [CC D	ADC low reference current	Power Down mode $V_{DD_HV_ADR_S} \le 5.5 V$	_	1	μA	
				ADC comparator mode	_	20.5				

Table 28. ADC-Comparator electrical specification



		•	Duration		Va	lue								
Symbol		С	Parameter	Conditions	Min	Max	- Unit							
. (5)	сс	Ρ	V _{DD HV ADV} power	Run mode		4								
I _{ADV_} s ⁽⁵⁾		D	supply current	Power Down mode		0.04	– mA							
		т		T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-2	2								
	TUE ₁₀ CC T	Р		T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-3	3	LSB							
TUE ₁₀		т	Total unadjusted error in 10-bit configuration ⁽⁶⁾	T _J < 150 °C, V _{DD_HV_ADV} > 3 V, 3 V > V _{DD_HV_ADR_S} > 2 V	-3	3	(10b)							
		D	High frequency mode, T _J < 150 °C, V _{DD_HV_ADV} > 3 V, V _{DD_HV_ADR_S} > 3 V	-3	3									
			$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in$ [0:25 mV]	-1.0	1.0									
											$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in$ [25:50 mV]	-2.0	2.0	
					$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in$ [50:75 mV]	-3.5	3.5							
			$D \begin{array}{l} TUE \ degradation \ due \\ to \ V_{DD_HV_ADR} \ offset \\ with \ respect \ to \\ V_{DD_HV_ADV} \end{array}$	V _{IN} < V _{DD_HV_ADV} V _{DD_HV_ADR} − V _{DD_HV_ADV} ∈ [75:100 mV]	-6.0	6.0	LSB (10b)							
∆TUE ₁₀	сс	D		$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 mV]$	-2.5	2.5								
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} $ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in $ [25:50 mV]	-4.0	4.0								
			$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} < V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-7.0	7.0									
				$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR} < V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-12.0	12.0								

Table 28. ADC-Comparator electrical specification (continued)



Symbol		с	Deremeter	Conditions	Va	Unit	
Symbol		C	Parameter	Conditions	Min	Max	Unit
DNL ⁽⁷⁾	сс	Ρ	Differential non-linearity	Standard frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	LSB
DNE		Т	std. mode	High frequency mode, V _{DD_HV_ADV} > 4 V V _{DD_HV_ADR_S} > 4 V	-1	2	(10b)

 Table 28. ADC-Comparator electrical specification (continued)

 Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Refer to *Figure 8* for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

2. In case the ADC is used as Fast Comparator the sampling time is $t_{ADCSAMPLE} = 2/f_{ADCK}$.

3. I_{ADCREFH} and I_{ADCREFL} are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.

4. Current parameter values are for a single ADC.

5. All channels of all SAR-ADC12bit and SAR-ADC10bit are impacted with same degradation, independently from the ADC and the channel subject to current injection.

6. TUE is granted with injection current within the range defined in Table 26, for parameters classified as T and D.

7. DNL is granted with injection current within the range defined in Table 26, for parameters classified as T and D.



4.13 Temperature Sensor

The following table describes the temperature sensor electrical characteristics.

Symbol	1	с	Parameter	Conditions		Unit			
Symbol		C	Farameter	Conditions	Min	Тур	Max	Onit	
_	CC	_	Temperature monitoring range	—	-40	—	150	°C	
T _{SENS}	CC	Т	Sensitivity	_	—	5.18	_	mV/°C	
T _{ACC}	CC	Р	Accuracy	T _J < 150 °C	-3	_	3	°C	

Table 29. Temperature sensor electrical characteristics



4.14 LFAST pad electrical characteristics

The LFAST(LVDS Fast Asynchronous Serial Transmission) pad electrical characteristics apply to high-speed debug serial interfaces on the device.

4.14.1 LFAST interface timing diagrams




Figure 9. LFAST LVDS timing definition



Electrical characteristics





Figure 11. Rise/fall time



4.14.2 LFAST LVDS interface electrical characteristics

The following table contains the electrical characteristics for the LFAST interface.

Symbol ^{(1),(2)} C		C Parameter		Conditions	Value			Unit
			Falameter	Conditions	Min	Тур	Max	
	STARTUP ^{(3),(4)}							
t _{STRT_BIAS}	сс	т	Bias current reference startup time ⁽⁵⁾	_	_	0.5	4	μs
t _{PD2NM_TX}	сс	т	Transmitter startup time (power down to normal mode) ⁽⁶⁾	_		0.4	2.75	μs



			LVDS pau Startup and receive			Value	,	
Symbol ⁽¹⁾	,(2)	С	Parameter	ameter Conditions		value		Unit
-					Min	Тур	Мах	
t _{SM2NM_TX}	сс	Т	Transmitter startup time (sleep mode to normal mode) ⁽⁷⁾	Not applicable to the MSC/DSPI LVDS pad	_	0.4	0.6	μs
t _{PD2NM_RX}	сс	т	Receiver startup time (power down to normal mode) ⁽⁸⁾	—	_	20	40	ns
t _{PD2SM_RX}	сс	т	Receiver startup time (power down to sleep mode) ⁽⁹⁾	Not applicable to the MSC/DSPI LVDS pad	_	20	50	ns
I _{LVDS_BIAS}	CC	D	LVDS bias current consumption	Tx or Rx enabled	—	—	0.95	mA
			TRANSMISSION LINE CHA	RACTERISTICS (PCB TI	rack)			
Z ₀	SR	D	Transmission line characteristic impedance	_	47.5	50	52.5	Ω
Z _{DIFF}	SR	D	Transmission line differential impedance	—	95	100	105	Ω
	•		RECI	EIVER				
V _{ICOM}	SR	т	Common mode voltage	—	0.15 (10)	_	1.6 ⁽¹¹⁾	V
$ \Delta_{VI} $	SR	Т	Differential input voltage ⁽¹²⁾	—	100	_	_	mV
V _{HYS}	СС	Т	Input hysteresis	—	25	—	_	mV
R _{IN}	СС	D	Terminating resistance	V _{DD_HV_IO} = 5.0 V ± 10% -40 °C < T _J < 150 °C	80	_	150	Ω
				V _{DD_HV_IO} = 3.3 ⊽ ± 10% -40 °C < T _J < 150 °C	80	_	175	
C _{IN}	СС	D	Differential input capacitance ⁽¹³⁾	—	_	3.5	6.0	pF
I _{LVDS_RX}	сс	С	Receiver DC current consumption	Enabled	_	_	1.6	mA
I _{PIN_RX}	сс	D	Maximum consumption on receiver input pin	Δ_{VI} = 400 mV, R _{IN} = 80 Ω	_	_	5	mA

Table 30. LVDS pad star	tup and receiver electrical characteristics (continued)

1. The LVDS pad startup and receiver electrical characteristics in this table apply to both the LFAST & High-speed Debug (HSD) LVDS pad.

2. All LVDS pad electrical characteristics are valid from -40 °C to 150 °C.

3. All startup times are defined after a 2 peripheral bridge clock delay from writing to the corresponding enable bit in the LVDS control registers (LCR) of the LFAST and High-speed Debug modules. The value of the LCR bits for the LFAST/HSD modules don't take effect until the corresponding SIUL2 MSCR ODC bits are set to LFAST LVDS mode. Startup times for MSC/DSPI LVDS are defined after 2 peripheral bridge clock delay after selecting MSC/DSPI LVDS in the corresponding SIUL2 MSCR ODC field.

4. Startup times are valid for the maximum external loads CL defined in both the LFAST/HSD and MSC/DSPI transmitter electrical characteristic tables.

5. Bias startup time is defined as the time taken by the current reference block to reach the settling bias current after being enabled.

Total transmitter startup time from power down to normal mode is t_{STRT_BIAS} + t_{PD2NM_TX} + 2 peripheral bridge clock periods.

 Total transmitter startup time from sleep mode to normal mode is t_{SM2NM_TX} + 2 peripheral bridge clock periods. Bias block remains enabled in sleep mode.



Electrical characteristics

- 8. Total receiver startup time from power down to normal mode is $t_{STRT_BIAS} + t_{PD2NM_RX} + 2$ peripheral bridge clock periods.
- Total receiver startup time from power down to sleep mode is t_{PD2SM_RX} + 2 peripheral bridge clock periods. Bias block remains enabled in sleep mode.
- 10. Absolute min = 0.15 V (285 mV/2) = 0 V
- 11. Absolute max = 1.6 V + (285 mV/2) = 1.743 V
- 12. Value valid for LFAST mode. The LXRXOP[0] bit in the LFAST LVDS Control Register (LCR) must be set to one to ensure proper LFAST receive timing.
- 13. Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions.

Symbol ^{(1),(2),(3)}		6	Parameter	Conditions		Unit				
		C	raidilletei	Conditions	Min	Тур	Max	Jint		
f _{DATA}	SR	D	Data rate	—	—	—	320	Mbps		
V _{OS}	СС	Ρ	Common mode voltage	—	1.08	_	1.32	V		
$ \Delta_{VOD} $	СС	Ρ	Differential output voltage swing (terminated) ^{(4),(5)}	_	110	_	285	mV		
t _{TR}	СС	т	Rise time from - ∆VOD(min) to + ∆VOD(min) . Fall time from + ∆VOD(min) to - ∆VOD(min)	_	0.26	_	1.25	ns		
CL	SP	SR D	SR D	П		$V_{DD_HV_IO}$ = 4.5 V	—	-	6.0	pF
	SK			capacitance ⁽⁴⁾	$V_{DD_HV_IO}$ = 3.0 V	—	_	4.0	рі	
I _{LVDS_TX}	СС	С	Transmitter DC current consumption	Enabled	_	_	3.6	mA		
I _{PIN_TX}	СС	D	Transmitter DC current sourced through output pin	_	1.1		2.85	mA		

Table 31. LFAST transmitter electrical characteristics

1. This table is applicable to LFAST LVDS pads used in LFAST configuration (SIUL2_MSCR_IO_n.ODC=101).


2. The LFAST and High-Speed Debug LFAST pad electrical characteristics are based on worst case internal capacitance values shown in *Figure 12*.

3. All LFAST and High-Speed Debug LVDS pad electrical characteristics are valid from -40 °C to 150 °C.

4. Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in *Figure 12*.

5. Valid for maximum external load C_L .





4.14.3 LFAST PLL electrical characteristics

The following table contains the electrical characteristics for the LFAST PLL.

Symbol	(1)	с	Parameter	Conditions		Value		Unit
Symbol		C	raidilletei	Conditions	Min	Тур	Max	onne
f _{RF_REF}	SR	D	PLL reference clock frequency (CLKIN)	—	10 ⁽²⁾	—	30	MHz
ERR _{REF}	СС	D	PLL reference clock frequency error	—	-1	_	1	%
DC _{REF}	СС	D	PLL reference clock duty cycle (CLKIN)	—	30	—	70	%
PN	сс	D	Integrated phase noise (single side band)	f _{RF_REF} = 20 MHz	_	_	-58	dBc
f _{VCO}	СС	Ρ	PLL VCO frequency	—	312	—	320 ⁽³⁾	MHz
t _{LOCK}	СС	D	PLL phase lock	_	_	_	150 ⁽⁴⁾	μs

Table 32. LFAST PLL electrical characteristics



Symbol ⁽¹⁾		С	Parameter	Conditions	Value			Unit
Symbol	.,	C	raiameter	conditions	Min	Тур	Max	Unit
∆PER _{REF} SR	SP	Т	Input reference clock jitter (peak to peak)	Single period, f _{RF_REF} = 20 MHz		_	350	ps
	Т	input reference clock filler (peak to peak)	Long term, f _{RF_REF} = 20 MHz	-500		500	ps	
ΔPER_EYE	СС	Т	Output Eye Jitter (peak to peak) ⁽⁵⁾	—	_	_	400	ps

Table 32. LFAST PLL electrical characteristics (continued)

1. The specifications in this table apply to both the interprocessor bus and debug LFAST interfaces.

2. If the input frequency is lower than 20 MHz, it is required to set a input division factor of 1.

3. The 320 MHz frequency is achieved with a 20 MHz reference clock.

4. The total lock time is the sum of the coarse lock time plus the programmable lock delay time 2 clock cycles of the peripheral bridge clock that is connected to the PLL on the device (to set the PLL enable bit).

5. Measured at the transmitter output across a 100 Ω termination resistor on a device evaluation board. See *Figure 12*.



4.15 **Power management**

The power management module monitors the different power supplies as well as it generates the required internal supplies. The device can operate in the following configurations:

Device	External regulator	Internal SMPS regulator	Internal linear regulator external ballast	Internal linear regulator internal ballast	Auxiliary regulator	Clamp regulator	Internal standby regulator ⁽¹⁾
SPC584Cx SPC58ECx	_	_	х	X ⁽²⁾	х	Х	Х

Table 33. Power management regulators	Table 33	anagement regulators
---------------------------------------	----------	----------------------

1. Standby regulator is automatically activated when the device enters standby mode.

2. The operability of the device with internal ballast can be limited by the maximum thermal dissipation of the device in the application. The internal ballast option is available only on specific devices, contact the local sales.

4.15.1 **Power management integration**

Use the integration schemes provided below to ensure the proper device function, according to the selected regulator configuration.

The internal regulators are supplied by $V_{DD_HV_IO_MAIN}$ supply and are used to generate V_{DD_LV} supply.

Place capacitances on the board as near as possible to the associated pins and limit the serial inductance of the board to less than 5 nH.

It is recommended to use the internal regulators only to supply the device itself.






Figure 13. Internal regulator with external ballast mode






Figure 14. Internal regulator with internal ballast mode






Figure 15. Standby regulator with external ballast mode






Figure 16. Standby regulator with internal ballast mode

Symbol		~	C Parameter Conditions ⁽¹⁾	Value			Unit	
		C	Parameter	Conditions	Min	Тур	Max	Unit
	Common Components							
C _E	SR	D	Internal voltage regulator stability external capacitance ^{(2) (3)}	—	1.1	2.2	3.0	μF
R _E	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	5	_	50	mΩ
C _{LVn}	SR	D	Internal voltage regulator decoupling external capacitance (2) (4) (5)	Each V _{DD_LV} /V _{SS} pair	_	100	_	nF
R _{LVn}	SR	D	Stability capacitor equivalent serial resistance	—	_	_	50	mΩ
C _{BV}	SR	D	Bulk capacitance for HV supply (2)	on one V _{DD_HV_IO_MAIN} / V _{SS} pair	_	4.7	_	μF
C _{HVn}	SR	D	Decoupling capacitance for ballast and IOs ⁽²⁾	on all $V_{DD_HV_IO}/V_{SS}$ and $V_{DD_HV_ADR}/\overline{V}_{SS}$ pairs		100		nF

Table 34. External components integration



Symbo		с	Parameter	Conditions ⁽¹⁾		Value		Unit
Symbo	1	ر	Parameter	Conditions	Min	Тур	Max	Unit
C _{FLA}	SR	D	Decoupling capacitance for Flash supply ⁽²⁾⁽⁶⁾	—	—	10	_	nF
C _{ADC}	SR	D	ADC supply external capacitance ^{(2) (6)}	V _{DD_HV_ADV} /V _{SS_HV_ADV} pair	_	1.5	_	μF
	Internal Linear Regulator with External Ballast Mode							
Q _{EXT}	SR	D	Recommended external NPN transistors	NJD2873T4, BCP68, 2SCR574D				
V _Q	SR	D	External NPN transistor collector voltage	_	2.0	_	V _{DD} HV_IO _MAIN	V
C _B	SR	D	Internal voltage regulator stability external capacitance on ballast base ^{(2) (7)}	_	_	2.2		μF
R _B	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	5	_	50	mΩ

Table 34. External components integration (continued)

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_J = –40 / 150 °C, unless otherwise specified.

2. Recommended X7R or X5R ceramic –50% / +35% variation across process, temperature, voltage and after aging.

3. CE capacitance is required both in internal and external ballast mode.

4. For noise filtering, add a high frequency bypass capacitance of 10 nF.

5. For applications it is recommended to implement at least 5 C_{LV} capacitances.

6. Recommended X7R capacitors. For noise filtering, add a high frequency bypass capacitance of 100 nF.

7. CB capacitance is required if only the external ballast is implemented.



4.15.2 Voltage regulators

Symbol		с	C Parameter	Conditions	Value			Unit
		C		Conditions	Min	Тур	Мах	Unit
M	СС	Ρ	- Main regulator output voltage	Power-up, before trimming, no load	1.14	1.22	1.30	V
V _{MREG} C	сс	Ρ		After trimming, maximum load	1.09	1.19	1.24	V
			Main regulator current provided to	Internal ballast	—	—	325	
IDD _{MREG}	СС	т	V _{DD_LV} domain The maximum current supported is the sum of the Main Regulator and the Auxiliary Regulator maximum current both regulators are working in parallel.	External ballast	_	_	450	mA
IDD _{CLAMP}	сс	D	Main regulator rush current sinked from V _{DD_HV_IO_MAIN} domain during V _{DD_LV} domain loading	Power-up condition	_	_	150	mA
∆IDD _{MREG}	сс	т	Main regulator output current variation	20 µs observation window	-100	_	100	mA
	<u> </u>	D		I _{MREG} = max	_	_	17	mA
IMREGINT	СС	D		I _{MREG} = 0 mA	_	_		

Table 35. Linear regulator specifications

Table 36. Auxiliary regulator specifications

Symbol		с	Devemeter	Conditions		Value	Unit	
		C	Parameter	Conditions	Min	Тур	Max	Unit
V _{AUX}	сс	Ρ	Aux regulator output voltage	After trimming, internal regulator mode	1.09	1.19	1.22	V
IDD _{AUX}	сс	Т	Aux regulator current provided to V_{DD_LV} domain	—			150	mA
∆IDD _{AUX}	сс	Т	Aux regulator current variation	20 µs observation window	-100		100	mA
I _{AUXINT}	сс	D	- ³	I _{MREG} = max	-	-	1.1	mA
		D		I _{MREG} = 0 mA			1.1	



Electrical characteristics

Symbol		с	Parameter	Conditions		Unit		
Symbol	Symbol C		Farameter	Conditions	Min	Тур	Max	Unit
V _{CLAMP}	сс	Ρ	Clamp regulator output voltage	After trimming, internal regulator mode	1.18	1.22	1.33	V
ΔIDD_{CLAMP}	сс	Т	Clamp regulator current variation	20 μs observation window	-100	_	100	mA
I _{CLAMPINT}	сс	D	Clamp regulator current consumption	I _{MREG} = 0 mA	_		0.7	mA

Table 37. Clamp regulator specifications


Table 38. Standby regulator specifications

Symbol		С	Parameter	Conditions		Value		Unit
		C		Conditions	Min	Тур	Max	Onne
V _{SBY}	сс	Ρ	Standby regulator output voltage	After trimming, maximum load	1.02	1.06	1.26	V
IDD _{SBY}	<u> </u>	сс т	Standby regulator current provided to V _{DD_LV} domain	External Ballast	—	_	50	mA
IDD _{SBY}				Internal Ballast	—		10	

4.15.3 Voltage monitors

The monitors and their associated levels for the device are given in *Table 39. Figure 17* illustrates the workings of voltage monitoring threshold.





Symbol		~	0 1 (D 1 (1)	Conditions		11		
Symbol		С	Supply/Parameter ⁽¹⁾	Conditions	Min	Тур	Max	Unit
		•	PowerOn Rese	t HV				
V _{POR200_C}	СС	Ρ	V _{DD_HV_IO_MAIN}	—	1.80	2.18	2.40	V
			Minimum Voltage Det	ectors HV				
V _{MVD270_C}	СС	Ρ	V _{DD_HV_IO_MAIN}	—	2.71	2.76	2.80	V
V _{MVD270_F}	СС	Ρ	V _{DD_HV_FLA}	—	2.71	2.76	2.80	V
V _{MVD270_SBY}	СС	Ρ	V _{DD_HV_IO_MAIN} (in Standby)	—	2.68	2.76	2.84	V
			Low Voltage Detec	tors HV				
V _{LVD290_C}	CC	Ρ	V _{DD_HV_IO_MAIN}	—	2.89	2.94	2.99	V
V _{LVD290_F}	СС	Ρ	V _{DD_HV_FLA}	—	2.89	2.94	2.99	V
V _{LVD290_AS}	СС	Ρ	V _{DD_HV_ADV} (ADCSAR pad)	—	2.89	2.94	2.99	V
V _{LVD290_IF}	СС	Ρ	V _{DD_HV_IO_FLEX}	—	2.89	2.94	2.99	V
V _{LVD400_AS}	СС	Ρ	V _{DD_HV_ADV} (ADCSAR pad)	—	4.15	4.23	4.31	V

Table 39.	Voltage	monitor	electrical	characteristics
	Tonugo	monitor	cicculicul	onunaotoristios



Symbol			Supply/Parameter ⁽¹⁾		-	Value ⁽²⁾		
		С		Conditions	Min	Тур	Max	Unit
V _{LVD400_IM}	CC	Ρ	V _{DD_HV_IO_MAIN}	—	4.15	4.23	4.31	V
V _{LVD400_IF}	СС	Ρ	V _{DD_HV_IO_FLEX}		4.15	4.23	4.31	V
			High Voltage Detec	tors HV				•
V _{HVD400_IF}	CC	Ρ	V _{DD_HV_IO_FLEX}	—	3.68	3.75	3.82	V
			Upper Voltage Deter	ctors HV				•
V _{UVD600_F}	CC	Ρ	V _{DD_HV_FLA}		5.72	5.82	5.92	V
V _{UVD600_IF}	CC	Р	V _{DD_HV_IO_FLEX}		5.72	5.82	5.92	V
			PowerOn Rese	t LV	+	+	+	•
V _{POR031_C}	CC	Ρ	V _{DD_LV}		0.29	0.60	0.97	V
			Minimum Voltage Det	tectors LV				•
V _{MVD082_C}	CC	Ρ	V _{DD_LV}		0.85	0.88	0.91	V
V _{MVD094_C}	CC	Ρ	V _{DD_LV}	_	0.98	1.00	1.02	V
V _{MVD094_FA}	CC	Ρ	V _{DD_LV} (Flash)	—	1.00	1.02	1.04	V
V _{MVD094_FB}	CC	Ρ	V _{DD_LV} (Flash)		1.00	1.02	1.04	V
		•	Low Voltage Detec	tors LV				
V _{LVD100_C}	CC	Ρ	V _{DD_LV}	—	1.06	1.08	1.11	V
V _{LVD100_SB}	CC	Р	V _{DD_LV} (In Standby)		0.99	1.01	1.03	V
V _{LVD100_F}	CC	Ρ	V _{DD_LV} (Flash)		1.08	1.10	1.12	V
			High Voltage Detec	ctors LV				•
V _{HVD134_C}	CC	Ρ	V _{DD_LV}		1.28	1.31	1.33	V
	•	•	Upper Voltage Dete	ctors LV				•
V _{UVD140_C}	CC	Ρ	V _{DD_LV}		1.34	1.37	1.39	V
V _{UVD140_F}	CC	Ρ	V _{DD_LV} (Flash)	—	1.34	1.37	1.39	V
	•		Common	•				•
T _{VMFILTER}	CC	D	Voltage monitor filter ⁽³⁾		5		25	μs

Table 39.	Voltage monitor electrical characteristics (continued)

 Even if LVD/HVD monitor reaction is configurable, the application ensures that the device remains in the operative condition range, and the internal LVDx monitors are disabled by the application. Then an external voltage monitor with minimum threshold of VDD_LV(min) = 1.08 V measured at the device pad, has to be implemented. For HVDx, if the application disables them, then they need to grant that VDD_LV and VDD_HV voltage levels stay withing the limitations provided in *Section 4.2: Absolute maximum ratings*.

2. The values reported are Trimmed values, where applicable.

 See Figure 17. Transitions shorter than minimum are filtered. Transitions longer than maximum are not filtered, and will be delayed by T_{VMFILTER} time. Transitions between minimum and maximum can be filtered or not filtered, according to temperature, process and voltage variations.



4.16 Flash

The following table shows the Wait State configuration.

APC	RWSC	Frequency range (MHz)
	0	f <u><</u> 30
	1	f <u><</u> 60
000 ⁽¹⁾	2	f <u><</u> 90
000(**	3	f <u><</u> 120
	4	f <u><</u> 150
	5	f <u><</u> 180
	0	f <u><</u> 30
	1	f <u><</u> 60
100 ⁽²⁾	2	f <u><</u> 90
100 ()	3	f <u>≤</u> 120
	4	f <u><</u> 150
	5	f <u>≤</u> 180
	2	55 <f<u><80</f<u>
001 ⁽³⁾	3	55 <f<u><120</f<u>
	4	55 <f<u><160</f<u>
	5	55 <f<u><180</f<u>

Table 40. Wait State configuration

1. STD pipelined, no address anticipation.

2. No pipeline (STD + 1 Tck).

3. Pipeline with 1 Tck address anticipation.

The following table shows the Program/Erase Characteristics.

Table 41.	Flash memory	program and	erase specifications
-----------	--------------	-------------	----------------------

Symbol		Value									
	Characteristics ⁽¹⁾⁽²⁾	(2)		Initial max			Typical	Lifetime max ⁽⁵⁾			Unit
		Тур ⁽³⁾	С	25 °C (6)	All temp (7)	с	end of life ⁽⁴⁾	< 1 K cycles	<u><</u> 250 K cycles	С	
t _{dwprogram}	Double Word (64 bits) program time in Data Flash - EEPROM (partitions 2&3) [Packaged part]	43	С	130	_	_	140	500		с	μs
t _{pprogram}	Page (256 bits) program time	72	С	240	_		240	1(000	С	μs



						Val	ue											
Symbol	Characteristics ⁽¹⁾⁽²⁾	(2)		Init	ial max		Typical		etime ax ⁽⁵⁾		Unit							
		Тур ⁽³⁾	С	25 °C (6)	All temp (7)	с	end of life ⁽⁴⁾	< 1 K cycles	<u><</u> 250 K cycles	С								
t _{pprogrameep}	Page (256 bits) program time Data Flash - EEPROM (partitions 2&3) [Packaged part]	83	С	264	_	_	276	1000			1000		1000		1000		с	μs
t _{qprogram}	Quad Page (1024 bits) program time	220	С	1040	1200	Р	850	20	000	С	μs							
t _{qprogrameep}	Quad Page (1024 bits) program time Data Flash - EEPROM (partitions 2&3) [Packaged part]	245	С	1140	1320	Р	978	2000			μs							
t _{16kpperase}	16 KB block pre-program and erase time	190	С	450	500	Р	190	1000	_	С	ms							
t _{32kpperase}	32 KB block pre-program and erase time	260	С	520	600	Р	230	1200	_	С	ms							
t _{64kpperase}	64 KB block pre-program and erase time	390	С	700	750	Р	420	1600	_	С	ms							
t _{128kpperase}	128 KB block pre-program and erase time	670	С	1300	1600	Р	800	4000	_	С	ms							
t _{256kpperase}	256 KB block pre-program and erase time	1050	С	1800	2400	Ρ	1600	4000	_	С	ms							
t _{16kprogram}	16 KB block program time	25	С	45	50	Ρ	40	1000	—	С	ms							
t _{32kprogram}	32 KB block program time	50	С	90	100	Ρ	75	1200	_	С	ms							
t _{64kprogram}	64 KB block program time	100	С	175	200	Ρ	150	1600	—	С	ms							
t _{128kprogram}	128 KB block program time	200	С	350	430	Ρ	300	2000	—	С	ms							
t _{256kprogram}	256 KB block program time	400	С	700	850	Ρ	590	4000	_	С	ms							
t _{32kprogrameep}	Program 32 KB Data Flash - EEPROM (partition 2) [Packaged part]	60	С	105	120	Ρ	110	1750		С	ms							
t _{32keraseeep}	Erase 32 KB Data Flash - EEPROM (partition 2) [Packaged part]	345	С	700	825	Ρ	800	3600		с	ms							
t _{16kprogrameep}	Program 16 KB Data Flash - EEPROM (partition 3) [Packaged part]	30	С	52	58	Ρ	64	1750		с	ms							
t _{16keraseeep}	Erase 16 KB Data Flash - EEPROM (partition 3) [Packaged part]	220	С	495	550	Ρ	400	3(600	с	ms							

Table 41. Flash memo	ry program and eras	e specifications (continued)



						Val	ue				
Symbol	Characteristics ⁽¹⁾⁽²⁾	(2)		Initial max			Typical	Lifetime max ⁽⁵⁾			Unit
		Тур ⁽³⁾	С	25 °C (6)	All temp (7)	с	end of life ⁽⁴⁾	< 1 K cycles	<u><</u> 250 K cycles	С	
t _{tr}	Program rate ⁽⁸⁾	2.2	С	2.8	3.40	С	2.4	-	_	С	s/M B
t _{pr}	Erase rate ⁽⁸⁾	4.8	С	7.2	9.6	с	6.4	-	_	С	s/M B
t _{tprfm}	Program rate Factory Mode ⁽⁸⁾	1.12	С	1.4	1.6	с	_	-	_	С	s/M B
t _{erfm}	Erase rate Factory Mode ⁽⁸⁾	4.0	С	5.2	5.8	с	_	-		С	s/M B
t _{ffprogram}	Full flash programming time ⁽⁹⁾	7.5	С	11.9	14.6	Ρ	10.3	_	—	С	s
t _{fferase}	Full flash erasing time ⁽⁹⁾	18.6	С	28.7	33.0	Ρ	25.2	-		С	s
t _{ESRT}	Erase suspend request rate ⁽¹⁰⁾	200	Т	_	_	_	—	_			μs
t _{PSRT}	Program suspend request rate ⁽¹⁰⁾	30	Т	_	_	_	—	-	_		μs
t _{AMRT}	Array Integrity Check - Margin Read suspend request rate	15	Т	_	_	_	_	-			μs
t _{PSUS}	Program suspend latency ⁽¹¹⁾	—		_		—	—		12	Т	μs
t _{ESUS}	Erase suspend latency ⁽¹¹⁾	—		—	_		—		22	Т	μs
t _{AIC0S}	Array Integrity Check (4.0 MB, sequential) ⁽¹²⁾	25	Т	_	_	_	_				ms
t _{AIC256KS}	Array Integrity Check (256 KB, sequential) ⁽¹²⁾	1.5	Т	_	_	—	_	_	_		ms
t _{AIC0P}	Array Integrity Check (4.0 MB, proprietary) ⁽¹²⁾	4.0	Т	_	_	—	_	_	_	_	s
t _{MR0S}	Margin Read (4.0 MB, sequential) ⁽¹²⁾	70	т	_	_	—	—	_	_	_	ms
t _{MR256KS}	Margin Read (256 KB, sequential) ⁽¹²⁾	4.0	Т	_	—	—	—		_		ms

Table 41. Flash	memory program	and erase sp	pecifications ((continued)

1. Characteristics are valid both for Data Flash and Code Flash, unless specified in the characteristics column.

2. Actual hardware operation times; this does not include software overhead.

3. Typical program and erase times assume nominal supply values and operation at 25 °C.

 Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.

5. Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.

 Initial factory condition: < 100 program/erase cycles, 25 °C typical junction temperature and nominal (± 5%) supply voltages.



Electrical characteristics

- Initial maximum "All temp" program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, –40 °C < TJ < 150 °C junction temperature and nominal (± 5%) supply voltages.
- 8. Rate computed based on 256 KB sectors.
- 9. Only code sectors, not including EEPROM.
- 10. Time between suspend resume and next suspend. Value stated actually represents Min value specification.
- 11. Timings guaranteed by design.
- 12. AIC is done using system clock, thus all timing is dependent on system frequency and number of wait states. Timing in the table is calculated at max frequency.

All the Flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.

Symbol	Characteristics ⁽¹⁾ ⁽²⁾			Unit		
Symbol	Giaracteristics	Min	С	Тур	С	Unit
N _{CER16K}	16 KB CODE Flash endurance	10	-	100	—	Kcycles
N _{CER32K}	32 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER64K}	64 KB CODE Flash endurance	10	—	100	—	Kcycles
N _{CER128K}	128 KB CODE Flash endurance	1	-	100	—	Kcycles
N	256 KB CODE Flash endurance	1	—	100	—	Kcycles
N _{CER256K}	256 KB CODE Flash endurance ⁽³⁾	10	—	100	—	Kcycles
N _{DER32K}	32 KB DATA EEPROM Flash endurance	250	—	_	—	Kcycles
N _{DER16K}	16 KB HSM DATA EEPROM Flash endurance	100	—	_	—	Kcycles
t _{DR1k}	Minimum data retention Blocks with 0 - 1,000 P/E cycles	25	_	_	_	Years
t _{DR10k}	Minimum data retention Blocks with 1,001 - 10,000 P/E cycles	20	_	_	_	Years
t _{DR100k}	Minimum data retention Blocks with 10,001 - 100,000 P/E cycles	15	_	_	_	Years
t _{DR250k}	Minimum data retention Blocks with 100,001 - 250,000 P/E cycles	10		_	_	Years

Table 42.	Flash	memory	/ Life	Specification
	1 10311	III CIII OI V		opecification

1. Program and erase cycles supported across specified temperature specifications.

2. It is recommended that the application enables the core cache memory.

3. 10K cycles on 4-256 KB blocks is not intended for production. Reduced reliability and degraded erase time are possible.



4.17 AC Specifications

All AC timing specifications are valid up to 150 °C, except where explicitly noted.

4.17.1 Debug and calibration interface timing

4.17.1.1 JTAG interface timing

#	Symbol		с	Characteristic	Value	<mark>9</mark> (1),(2)	Unit
#	Symbol		C	Characteristic	Min	Max	Unit
1	t _{JCYC}	CC	D	TCK cycle time	100	—	ns
2	t _{JDC}	СС	Т	TCK clock pulse width	40	60	%
3	t _{TCKRISE}	СС	D	TCK rise and fall times (40%–70%)	—	3	ns
4	t _{TMSS,} t _{TDIS}	СС	D	TMS, TDI data setup time	5	—	ns
5	t _{TMSH} , t _{TDIH}	СС	D	TMS, TDI data hold time	5	—	ns
6	t _{TDOV}	СС	D	TCK low to TDO data valid	—	15 ⁽³⁾	ns
7	t _{TDOI}	СС	D	TCK low to TDO data invalid	0	—	ns
8	t _{TDOHZ}	СС	D	TCK low to TDO high impedance	—	15	ns
9	t _{JCMPPW}	СС	D	JCOMP assertion time	100	—	ns
10	t _{JCMPS}	СС	D	JCOMP setup time to TCK low	40	—	ns
11	t _{BSDV}	СС	D	TCK falling edge to output valid	—	600 ⁽⁴⁾	ns
12	t _{BSDVZ}	СС	D	TCK falling edge to output valid out of high impedance	—	600	ns
13	t _{BSDHZ}	СС	D	TCK falling edge to output high impedance	—	600	ns
14	t _{BSDST}	СС	D	Boundary scan input valid to TCK rising edge	15	—	ns
15	t _{BSDHT}	СС	D	TCK rising edge to boundary scan input invalid	15	_	ns

Table 43. JTAG pin AC electrical characteristics

1. These specifications apply to JTAG boundary scan only. See Table 44 for functional specifications.

2. JTAG timing specified at $V_{DD_HV_IO_JTAG}$ = 4.0 to 5.5 V and max. loading per pad type as specified in the I/O section of the datasheet.

3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.

4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.







Figure 19. JTAG test access port timing









Figure 21. JTAG boundary scan timing



57

4.17.1.2 Nexus interface timing

#	Symbo	Symbol		Symbol		Characteristic	Valu	ıe ⁽¹⁾	Unit
"	Symbo	,	С	Characteristic	Min	Max	Ome		
7	t _{EVTIPW}	CC	D	EVTI pulse width	4	—	t _{CYC} ⁽²⁾		
8	t _{EVTOPW}	СС	D	EVTO pulse width	40	_	ns		
				TCK cycle time	2 ^{(3),(4)}		t _{CYC} ⁽²⁾		
9	t _{TCYC}	сс	D	Absolute minimum TCK cycle time ⁽⁵⁾ (TDO sampled on posedge of TCK)	40 ⁽⁶⁾	_	20		
				Absolute minimum TCK cycle time ⁽⁷⁾ (TDO sampled on negedge of TCK)	20 ⁽⁶⁾	_	ns		
11	t _{NTDIS}	СС	D	TDI data setup time	5	_	ns		
12	t _{NTDIH}	СС	D	TDI data hold time	5	_	ns		
13	t _{NTMSS}	СС	D	TMS data setup time	5	_	ns		
14	t _{NTMSH}	СС	D	TMS data hold time	5	_	ns		
15	_	СС	D	TDO propagation delay from falling edge of TCK ⁽⁸⁾	_	16	ns		
16	_	сс	D	TDO hold time with respect to TCK falling edge (minimum TDO propagation delay)	2.25	_	ns		

Table 44. Nexus debug port timing

Nexus timing specified at V_{DD_HV_IO_JTAG} = 3.0 V to 5.5 V, and maximum loading per pad type as specified in the I/O section of the data sheet.

2. t_{CYC} is system clock period.

3. Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number greater than or equal to that specified here.

- 4. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
- 5. This value is TDO propagation time 36 ns + 4 ns setup time to sampling edge.
- 6. This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.

7. This value is TDO propagation time 16 ns + 4 ns setup time to sampling edge.

8. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.










Figure 23. Nexus event trigger and test clock timings







4.17.1.3 External interrupt timing (IRQ pin)

Table 45. External interrupt timing

Characteristic	Symbol	Min	Мах	Unit
IRQ Pulse Width Low	t _{IPWL}	3		t _{cyc}
IRQ Pulse Width High	t _{IPWH}	3	_	t _{cyc}
IRQ Edge to Edge Time ⁽¹⁾	t _{ICYC}	6		t _{cyc}

1. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.







Figure 26. External interrupt timing



4.17.2 DSPI timing with CMOS pads

DSPI channel frequency support is shown in *Table 46*. Timing specifications are shown in the tables below.



	DSPI use mode ⁽¹⁾							
	Full duplex – Classic timing (<i>Table 47</i>)	DSPI_0, DSPI_1, DSPI_2, DSPI_3, DSPI_5, DSPI_6, DSPI_7	10					
		DSPI_4	17					
	Full duplex – Modified timing (<i>Table 48</i>)	DSPI_0, DSPI_1, DSPI_2, DSPI_3, DSPI_5, DSPI_6, DSPI_7	17 10 30 10 30					
CMOS (Master		DSPI_4	30					
mode)	Output only mode (SCK/SOUT/PCS) (<i>Table 47</i> and <i>Table 48</i>)	DSPI_0, DSPI_1, DSPI_2, DSPI_3, DSPI_5, DSPI_6, DSPI_7	10					
		DSPI_4	30					
	Output only mode TSB mode (SCK/SOUT/PCS)	DSPI_0, DSPI_1, DSPI_2, DSPI_3, DSPI_5, DSPI_6, DSPI_7	10					
		DSPI_4	30					
CMOS (Slave mod	e Full duplex) (<i>Table 49</i>)	—	16					

1. Each DSPI module can be configured to use different pins for the interface. Refer to the device pinout Microsoft Excel file attached to the IO_Definition document for the available combinations. It is not possible to reach the maximum performance with every possible combination of pins.

2. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.

3. Maximum usable frequency does not take into account external device propagation delay.

4.17.2.1 DSPI master mode full duplex timing with CMOS pads

4.17.2.1.1 DSPI CMOS master mode – classic timing

Note: In the following table, all output timing is worst case and includes the mismatching of rise and fall times of the output pads.



"	C. mak	!	С	Charactoristic	Con	dition	Value	<u>,</u> (1)	Unit								
#	Symt	100	C	Characteristic	Pad drive ⁽²⁾	Load (C _L)	Min	Мах	Unit								
					SCK drive strer	igth											
1	+	<u> </u>				SCK avala time	Very strong	25 pF	59.0	_							
1	t _{SCK}	СС		SCK cycle time	Strong	50 pF	80.0	_	ns								
					Medium	50 pF	200.0										
					SCK and PCS	drive strength											
					Very strong	25 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	_									
2	t _{csc}	сс	D	PCS to SCK	Strong	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	—									
	-030			. U	delay	Medium	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	_	ns							
												PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 29$	_		
					SCK and PCS	drive strength											
			D	D	D	D	D D	C D	; D		Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_			
3	t _{ASC}	сс								с р	D	After SCK delay	Strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_	
	-430												Medium	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_	ns
											PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_			
					SCK drive strer	igth											
4	+	<u> </u>	_	SCK duty	Very strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	¹ / ₂ t _{SCK} + 2									
4	t _{SDC}	СС		cycle ⁽⁶⁾	Strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	¹ / ₂ t _{SCK} + 2	ns								
					Medium	0 pF	$^{1}/_{2}t_{SCK} - 5$	¹ / ₂ t _{SCK} + 5									
					PCS str	obe timing											
5	t _{PCSC}	сс	D	PCSx to PCSS	PCS and PCSS	drive strength											
5	PCSC			time ⁽⁷⁾	Strong	25 pF	16.0		ns								
6	t _{PASC}	сс	D	PCSS to PCSx	PCS and PCSS	drive strength											
Ŭ	PASC			time ⁽⁷⁾	Strong	25 pF	16.0	—	ns								

Table 47. DSPI CMOS master classic timing (full duplex and output only) MTFE = 0, CPHA = 0 or 1



Table 47. DSPI CMOS master classic timing (full duplex and output only)
MTFE = 0, CPHA = 0 or 1 (continued)

#	Cum		с	Chavastavistia	Con	dition	Value	ə ⁽¹⁾	Unit							
#	Sym			001 0	Symbol		Characteristic	Pad drive ⁽²⁾	Load (C _L)	Min	Max					
					SIN s	etup time		<u>.</u>								
						SCK drive strer	igth									
7	÷	сс	р	SIN setup time to	Very strong	25 pF	25.0	—								
'	t _{sui}		U	SCK ⁽⁸⁾	Strong	50 pF	31.0	—	ns							
					Medium	50 pF	52.0	—								
					SIN h	old time			·							
					SCK drive stren	ngth										
8	+	сс	D	SIN hold time	Very strong	0 pF	-1.0	_								
0	t _{HI}					from SCK ⁽⁸⁾	Strong	0 pF	-1.0	—	ns					
						Medium	0 pF	-1.0	_							
				S	OUT data valid t	ime (after SCK e	edge)		•							
-					SOUT and SCk	C drive strength										
9		CC								_	SOUT data valid time from SCK ^{(9),}	Very strong	25 pF	—	7.0	
9	t _{suo}		U	(10)	Strong	50 pF	_	8.0	ns							
										Medium	50 pF	_	16.0			
		•	•	S	OUT data hold t	ime (after SCK e	dge)									
					SOUT and SCk	C drive strength										
10	10 t _{HO}	сс	р	SOUT data hold	Very strong	25 pF	-7.7	_								
10			טן	time after SCK ⁽⁹⁾	Strong	50 pF	-11.0	—	ns							
					Medium	50 pF	-15.0	—								

1. All timing values for output signals in this table are measured to 50% of the output voltage.

2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

 N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).

t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).

5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).

t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.

- 7. PCSx and PCSS using same pad configuration.
- 8. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL voltage thresholds.
- 9. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.



10. Due to timing delay, a slave could not have enough margin while sampling and only for the following DSPI4 PAD combinations: (SOUT: PAD[63] and SCK: PAD[57] or PAD[137] or PAD[161] or PAD[208]) the Tsuo values have to be increased by 2.5ns. For all the other DSPI pads combinations the Tsuo has to be increased by 1.5ns.






Figure 27. DSPI CMOS master mode — classic timing, CPHA = 0







DS11620 Rev 8




Figure 29. DSPI PCS strobe (PCSS) timing (master mode)

4.17.2.1.2 DSPI CMOS master mode — modified timing

In the following table, all output timing is worst case and includes the mismatching of rise Note: and fall times of the output pads.

Table 48. DSPI CMOS master modified timing (full duplex and output only)
MTFE = 1, CPHA = 0 or 1

#	Current	1	с	Characteristic	Cond	dition	Value	(1)	Unit						
#	Sym	Symbol		Characteristic	Pad drive ⁽²⁾	Load (C _L)	Min	Мах	Unit						
					SCK drive stre	ength									
1	+	<u> </u>	П	SCK cycle time	Very strong	25 pF	33.0								
'	t _{SCK}	00		SCK Cycle line	Strong	50 pF	80.0	—	ns						
					Medium	50 pF	200.0	—							
					SCK and PCS strength	S drive									
					Very strong	25 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$								
2	2 t _{CSC} C	сс	D	PCS to SCK	Strong	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	—							
	-030								delay	Medium	50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	—	ns	
									PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 29$	_			
					SCK and PCS strength	S drive									
									Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_			
3	t _{ASC}	сс	D	After SCK delay	Strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_							
											Medium	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_	ns
						PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{(4)}) - 35$	_						



			1	M		IA = 0 or 1 (c												
#	Symb		с	Characteristic	Con	dition	Value	Unit										
π	Synt	501			Pad drive ⁽²⁾	Load (C _L)	Min	Max										
					SCK drive str	ength												
4	+	<u> </u>		SCK duty cycle ⁽⁶⁾	Very strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	¹ / ₂ t _{SCK} + 2										
4	t _{SDC}	00			Strong	0 pF	$^{1}/_{2}t_{SCK} - 2$	¹ / ₂ t _{SCK} + 2	ns									
					Medium	0 pF	$^{1}/_{2}t_{SCK} - 5$	$^{1}/_{2}t_{SCK} + 5$										
		-			PCS	strobe timing												
5	t _{PCSC}	сс	D	PCSx to PCSS time ⁽⁷⁾	PCS and PCS strength	SS drive												
				ume	Strong	25 pF	16.0	_	ns									
6	t _{PASC}	сс	D	PCSS to PCSx time ⁽⁷⁾	PCS and PCS strength	SS drive			·									
					IIIIC`'	Strong	25 pF	16.0	—	ns								
					SIN	I setup time												
					SCK drive str	ength												
				SIN setup time to SCK CPHA = 0 ⁽⁸⁾	Very strong	25 pF	$25 - (P^{(9)} \times t_{SYS}^{(4)})$	_										
					Strong	50 pF	$31 - (P^{(9)} \times t_{SYS}^{(4)})$	—	ns									
7	t _{SUI}	CC	П	ח		П	ם	ח	D		П	ח		Medium	50 pF	$52 - (P^{(9)} \times t_{SYS}^{(4)})$		
'	501	00			SCK drive str	ength												
				SIN setup time to SCK	Very strong	25 pF	25.0	_										
						$CPHA = 1^{(8)}$	Strong	50 pF	31.0		ns							
					Medium	50 pF	52.0											
		1			SI	N hold time	1											
					SCK drive str	ength												
				SIN hold time from SCK	Very strong	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(3)})$	_										
				$CPHA = 0^{(8)}$	Strong	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(3)})$	_	ns									
8	3 t _{HI} C	сс	р		Medium	0 pF	$-1 + (P^{(9)} \times t_{SYS}^{(3)})$	_										
Ŭ	'HI				SCK drive str	ength			-									
				SIN hold time from SCK	Very strong	0 pF	-1.0	_										
				$CPHA = 1^{(8)}$	Strong	0 pF	-1.0	—	ns									
					Medium	0 pF	-1.0	_										

Table 48. DSPI CMOS master modified timing (full duplex and output only) MTFE = 1, CPHA = 0 or 1 (continued)



4	0	1	•	Oh ann a ta ria ti a	Cond	dition	Value	<u>,</u> (1)	11					
#	Sym	ymbol C			С	Characteristic	Pad drive ⁽²⁾	Load (C _L)	Min	Мах	Unit			
				S	OUT data vali	d time (after S	CK edge)	•						
			COLIT data valid	SOUT and SO strength	CK drive									
				SOUT data valid time from SCK	Very strong	25 pF	—	7.0 + t _{SYS} ⁽⁴⁾						
			D	D-	CPHA = 0 ⁽¹⁰⁾ , ⁽¹¹⁾	Strong	50 pF	—	8.0 + t _{SYS} ⁽⁴⁾	ns				
9	4	~~				Medium	50 pF	—	$16.0 + t_{SYS}^{(4)}$					
9	ISUO	t _{SUO} CC [SOUT and SO strength	CK drive							
						SOUT data valid time from SCK	Very strong	25 pF	—	7.0				
									CPHA = 1 ⁽¹⁰⁾⁽¹¹⁾	Strong	50 pF	—	8.0	ns
								Medium	50 pF	—	16.0			
				S	OUT data hol	d time (after S	CK edge)	·						
				SOUT data hold	SOUT and SO strength	CK drive								
				time after SCK	Very strong	25 pF	$-7.7 + t_{SYS}^{(4)}$	—						
				CPHA = 0 ⁽¹¹⁾	Strong	50 pF	–11.0 + t _{SYS} ⁽⁴⁾	—	ns					
10	÷	сс	П		Medium	50 pF	–15.0 + t _{SYS} ⁽⁴⁾	—						
10	10 t _{HO} (SOUT data hold	SOUT and SO strength	CK drive								
					time after SCK	Very strong	25 pF	-7.7	—					
				CPHA = 1 ⁽¹¹⁾	Strong	50 pF	-11.0	—	ns					
				Medium	50 pF	-15.0	_	1						

Table 48. DSPI CMOS master modified timing (full duplex and output only) MTFE = 1, CPHA = 0 or 1 (continued)

1. All timing values for output signals in this table are measured to 50% of the output voltage.

2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

- N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- 4. t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t_{SYS} = 10 ns).
- 5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
- t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 7. PCSx and PCSS using same pad configuration.
- 8. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL voltage thresholds.
- 9. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.



- 10. Due to timing delay, a slave could not have enough margin while sampling and only for the following DSPI4 PAD combinations: (SOUT: PAD[63] and SCK: PAD[57] or PAD[137] or PAD[161] or PAD[208]) the Tsuo values have to be increased by 2.5ns. For all the other DSPI pads combinations the Tsuo has to be increased by 1.5ns.
- 11. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.






Figure 30. DSPI CMOS master mode — modified timing, CPHA = 0










Figure 32. DSPI PCS strobe (PCSS) timing (master mode)

4.17.2.2 Slave mode timing

Table 49. DSPI CMOS slave timing — full duplex — normal and modified transfer formats (MTFE = 0/1)

#	Syml	hal	с	Characteristic	Cond	ition	Min	Max	Unit		
#	Synn	001	C	Characteristic	Pad Drive	Load		IVIAX	Onit		
1	t _{SCK}	СС	D	SCK Cycle Time ⁽¹⁾	—		62	_	ns		
2	t _{CSC}	SR	D	SS to SCK Delay ⁽¹⁾	—		16	_	ns		
3	t _{ASC}	SR	D	SCK to SS Delay ⁽¹⁾	—		16	_	ns		
4	t _{SDC}	СС	D	SCK Duty Cycle ⁽¹⁾	—		30	_	ns		
				Slave Access Time ^{(1) (2) (3)}	Very strong	25 pF	—	50	ns		
5	t _A	СС	D	(SS active to SOUT driven)	Strong	50 pF	—	50	ns		
					Medium	50 pF	—	60	ns		
						Slave SOUT Disable Time ⁽¹⁾ (2) (3)	Very strong	25 pF	_	5	ns
6	t _{DIS}	СС	D	(SS inactive to SOUT High-	Strong	50 pF	—	5	ns		
				Z or invalid)	Medium	50 pF	—	10	ns		
9	t _{SUI}	сс	D	Data Setup Time for Inputs ⁽¹⁾	—	—	10	_	ns		
10	t _{HI}	СС	D	Data Hold Time for Inputs ⁽¹⁾	—		10	_	ns		
				SOUT Valid Time ^{(1) (2) (3)}	Very strong	25 pF	—	30	ns		
11	t _{SUO}	СС	D	(after SCK edge)	Strong	50 pF	—	30	ns		
					Medium	50 pF	—	50	ns		
				SOUT Hold Time ^{(1) (2) (3)}	Very strong	25 pF	2.5	_	ns		
12	t _{HO}	СС	D	(after SCK edge)	Strong	50 pF	2.5	_	ns		
					Medium	50 pF	2.5		ns		

1. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL voltage thresholds.

2. All timing values for output signals in this table, are measured to 50% of the output voltage.

3. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.







Figure 33. DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 0

Figure 34. DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 1



4.17.3 Ethernet timing

The Ethernet provides both MII and RMII interfaces. The MII and RMII signals can be configured for either CMOS or TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V. Please check the device pinout details to review the packages supporting MII and RMII.



4.17.3.1 MII receive signal timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)


The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency.

Note: In the following table, all timing specifications are referenced from RX_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.

Symbol		С	Characteristic	Val	lue	Unit
Symbol	/mboi C Characteristic				Max	Unit
M1	CC	D	RXD[3:0], RX_DV, RX_ER to RX_CLK setup	5		ns
M2	СС	D	RX_CLK to RXD[3:0], RX_DV, RX_ER hold	5		ns
M3	СС	D	RX_CLK pulse width high	35%	65%	RX_CLK period
M4	СС	D	RX_CLK pulse width low	35%	65%	RX_CLK period

Table 50.	мп	rocoivo	signal	timina
Table 50.	1111	receive	Signai	unning

Figure 35. MII receive signal timing diagram



4.17.3.2 MII transmit signal timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from either the rising or falling edge of TX_CLK, and the timing is the same in either case. This option allows the use of non-compliant MII PHYs.

Refer to the SPC584Cx and SPC58ECx 32-bit Power Architecture microcontroller *reference manual's* Ethernet chapter for details of this option and how to enable it.

Note: In the following table, all timing specifications are referenced from TX_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V.



Symbol		с	Characteristic	Valu	le ⁽¹⁾	Unit			
Symbol		C		Min Max					
M5	СС	D	TX_CLK to TXD[3:0], TX_EN, TX_ER invalid	5	_	ns			
M6	СС	D	TX_CLK to TXD[3:0], TX_EN, TX_ER valid	—	25	ns			
M7	СС	D	TX_CLK pulse width high	35%	65%	TX_CLK period			
M8	СС	D	TX_CLK pulse width low	35%	65%	TX_CLK period			

Table 51.	MII	transmit	signal	timing
-----------	-----	----------	--------	--------

1. Output parameters are valid for $C_L = 25 \text{ pF}$, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value





Figure 36. MII transmit signal timing diagram

4.17.3.3 MII async inputs signal timing (CRS and COL)

Table 52. MII async inputs signal timing

Symbol	Symbol		Symbol C Characteristic		Va	lue	Unit
Symbol			Gharacteristic	Min	Мах	Unit	
M9	СС	D	CRS, COL minimum pulse width	1.5	_	TX_CLK period	

Figure 37. MII async inputs timing diagram





4.17.3.4 MII and RMII serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.




Figure 38. MII serial management channel timing diagram

4.17.3.5 MII and RMII serial management channel timing (MDIO and MDC)

The Ethernet functions correctly with a maximum MDC frequency of 2.5 MHz.

Note: In the following table, all timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.

Symbol		с	Characteristic	Va	lue	Unit	
Symbol		C	Gharacteristic	Min Max			
M10	сс	D	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns	
M11	сс	D	MDC falling edge to MDIO output valid (max prop delay)	—	25	ns	
M12	СС	D	MDIO (input) to MDC rising edge setup	10		ns	
M13	СС	D	MDIO (input) to MDC rising edge hold	0		ns	
M14	СС	D	MDC pulse width high	40%	60%	MDC period	
M15	СС	D	MDC pulse width low	40%	60%	MDC period	




SPC584Cx, SPC58ECx

Note: In the following table, all timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.

Symbol		с	Characteristic	Va	lue	Unit	
Symbol		C	Characteristic	Min Max			
M10			MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns	
M11	сс	D	MDC falling edge to MDIO output valid (max prop delay)	_	25	ns	
M12	СС	D	MDIO (input) to MDC rising edge setup	10	_	ns	
M13	СС	D	MDIO (input) to MDC rising edge hold	0		ns	
M14	СС	D	MDC pulse width high	40%	60%	MDC period	
M15	СС	D	MDC pulse width low	40%	60%	MDC period	

Table 54. RMII serial management channel timing

Figure 39. MII serial management channel timing diagram



4.17.3.6 RMII receive signal timing (RXD[1:0], CRS_DV)

The receiver functions correctly up to a REF_CLK maximum frequency of 50 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency, which is half that of the REF_CLK frequency.




Note: In the following table, all timing specifications are referenced from REF_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.

Symbol		с	C Characteristic		lue	Unit				
			Gharaclenstic	Min Max						
R1	CC	D	RXD[1:0], CRS_DV to REF_CLK setup	4	_	ns				
R2	СС	D	REF_CLK to RXD[1:0], CRS_DV hold	2		ns				
R3	СС	D	REF_CLK pulse width high	35%	65%	REF_CLK period				
R4	СС	D	REF_CLK pulse width low	35%	65%	REF_CLK period				

Table 55. RMII receive signal timing

Figure 40. RMII receive signal timing diagram



4.17.3.7 RMII transmit signal timing (TXD[1:0], TX_EN)

The transmitter functions correctly up to a REF_CLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency, which is half that of the REF_CLK frequency.

The transmit outputs (TXD[1:0], TX_EN) can be programmed to transition from either the rising or falling edge of REF_CLK, and the timing is the same in either case. This option allows the use of non-compliant RMII PHYs.


Note: In the following table, all timing specifications are referenced from REF_CLK = 1.4 V to the valid output levels, 0.8 V and 2.0 V.

RMII transmit signal valid timing specified is considering the rise/fall time of the ref_clk on the pad as 1ns.



Symbol		C Characteristic		Va	lue	Unit				
Symbol		C	Gharacteristic	Min	Max	Unit				
R5	CC	D	REF_CLK to TXD[1:0], TX_EN invalid	2	_	ns				
R6	СС	D	REF_CLK to TXD[1:0], TX_EN valid	—	14	ns				
R7	СС	D	REF_CLK pulse width high	35%	65%	REF_CLK period				
R8	СС	D	REF_CLK pulse width low	35%	65%	REF_CLK period				

Table 56. RMII transmit signal timing



4.17.4 FlexRay timing

This section provides the FlexRay Interface timing characteristics for the input and output signals.

These are recommended numbers as per the FlexRay EPL v3.0 specification, and subject to change per the final timing analysis of the device.



4.17.4.1 TxEN





Table 57. TxEN output characteristics

Symbol		с	Characteristic ⁽¹⁾ (2)		Value			
Symbol		C			Max	Unit		
dCCTxEN _{RISE25}	CC	D	se time of TxEN signal at CC		9	ns		
dCCTxEN _{FALL25}	СС	D	Fall time of TxEN signal at CC	—	9	ns		
dCCTxEN ₀₁	сс	D	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	_	25	ns		
dCCTxEN ₁₀	сс	D	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge	—	25	ns		


1. TxEN pin load maximum 25 pF.


2. Pad configured as VERY STRONG.





4.17.4.2 TxD





Note: In the following table, specifications valid according to FlexRay EPL 3.0.1 standard with 20%–80% levels and a 10 pF load at the end of a 50 Ohm, 1 ns stripline. Please refer to the Very Strong I/O pad specifications.



Symbol		~	Characteristic ^{(1),(2)}	Val	ue	Unit
Symbol		0	Cildiacteristic	Min	Max	Unit
dCCTxAsym	сс	D	Asymmetry of sending CC at 25 pF load (= $dCCTxD_{50\%}$ – 100 ns)	-2.45	2.45	ns
	<u> </u>	D	Sum of Rise and Fall time of TxD signal at the	_	9 ⁽⁴⁾	ns
dCCTxD _{RISE25} +dCCTxD _{FALL25}	CC	D	output pin ⁽³⁾		9 ⁽⁵⁾	115
dCCTxD ₀₁	сс	D	Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge	_	25	ns
dCCTxD ₁₀	сс	D	Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge		25	ns

Table 58. TxD output characteristics

1. TxD pin load maximum 25 pF.

2. Pad configured as VERY STRONG.

3. Sum of transition time simulation is performed according to Electrical Physical Layer Specification 3.0.1 and the entire temperature range of the device has been taken into account.

- 4. $V_{DD_HV_IO}$ = 5.0 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 1 ns, C_L = 10 pF.
- 5. $V_{DD_HV_IO}$ = 3.3 V ± 10%, Transmission line Z = 50 ohms, t_{delay} = 0.6 ns, C_L = 10 pF.




Figure 45. TxD Signal propagation delays

4.17.4.3 RxD

Table 59. R	xD input	characteristics
-------------	----------	-----------------

Symbol	6	Characteristic	Val	Unit	
Symbol			Мах	Unit	
C_CCRxD CC	D	Input capacitance on RxD pin	_	7	pF
uCCLogic_1 CC	D	Threshold for detecting logic high	35	70	%

DS11620 Rev 8



Symbol			Characteristic	Va	Unit		
Symbol		C		Min	Max		
uCCLogic_0	CC	D	Threshold for detecting logic low	30	65	%	
dCCRxD ₀₁	сс	D	Sum of delay from actual input to the D input of the first FF, rising edge	_	10	ns	
dCCRxD ₁₀	сс	D	Sum of delay from actual input to the D input of the first FF, falling edge	_	10	ns	
dCCRxAsymAccept15	сс	D	Acceptance of asymmetry at receiving CC with 15 pF load	-31.5	44	ns	
dCCRxAsymAccept25	сс	D	Acceptance of asymmetry at receiving CC with 25 pF load	-30.5	43	ns	

Table 59. RxD input characteristics (continued)

4.17.5 CAN timing

The following table describes the CAN timing.

Symbol	I	с	Deremeter	Condition		11		
Symbol		U	Parameter	Condition	Min	Тур	Max	Unit
	CC	D	CAN	Medium type pads 25pF load	—	—	70	ns
t _{P(RX:TX)}	CC	D	CAN controller	Medium type pads 50pF load	_	—	80	
	сс	D	propagation delay time standard pads	STRONG, VERY STRONG type pads 25pF load	_	_	60	
	сс	D		STRONG, VERY STRONG type pads 50pF load		_	65	
	CC	D	CAN controller	Medium type pads 25pF load	_	—	90	
	CC	D		Medium type pads 50pF load		—	100	
t _{PLP(RX:TX)}	сс	D	propagation delay time low power	STRONG, VERY STRONG type pads 25pF load	_	_	80	ns
	сс	D	pads	STRONG, VERY STRONG type pads 50pF load	_	_	85	

Table 60. CAN timing

4.17.6 UART timing

UART channel frequency support is shown in the following table.



LINFlexD clock frequency LIN_CLK (MHz)	Oversampling rate	Voting scheme	Max usable frequency (Mbaud)
	16	- 3:1 majority voting	5
	8		10
80	6	Limited voting on one	13.33
	5	sample with configurable	16
	4	sampling point	20
	16	2.1 majority voting	6.25
	8	- 3:1 majority voting	12.5
100	6	Limited voting on one	16.67
	5	sample with configurable	20
	4	sampling point	25

Table 61. UART frequency support

4.17.7 I2C timing

The I²C AC timing specifications are provided in the following tables.

Note: In the following table, I2C input timing is valid for Automotive and TTL inputs levels, hysteresis enabled, and an input edge rate no slower than 1 ns (10% – 90%).

No.	No. Symbol C		6	Parameter	Value		Unit
NO.	Sy		C	Falameter	Min	Max	Unit
1	_	СС	D	Start condition hold time	2	—	PER_CLK Cycle ⁽¹⁾
2	—	CC	D	Clock low time	8	_	PER_CLK Cycle
3	—	СС	D	Bus free time between Start and Stop condition	4.7	—	μs
4	_	CC	D	Data hold time	0.0		ns
5	_	CC	D	Clock high time	4		PER_CLK Cycle
6	—	СС	D	Data setup time	0.0	_	ns
7	_	CC	D	Start condition setup time (for repeated start condition only)	2	_	PER_CLK Cycle
8	—	СС	D	Stop condition setup time	2	_	PER_CLK Cycle

Table 62. I2C input timing specifications – SCL and SDA

1. PER_CLK is the SoC peripheral clock, which drives the I²C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

Note: In the following table:

• All output timing is worst case and includes the mismatching of rise and fall times of the output pads.



• Output parameters are valid for CL = 25 pF, where CL is the external load to the device (lumped). The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.

• Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

• Programming the IBFD register (I2C bus Frequency Divider) with the maximum frequency results in the minimum output timings listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the pre-scale and division values programmed in the IBC field of the IBFD register.

No	No. Symbol		с	Parameter	Value		Unit		
NO.			C		Min	Max	Unit		
1	_	СС	D	Start condition hold time	6	_	PER_CLK Cycle ⁽¹⁾		
2	_	СС	D	Clock low time	10		PER_CLK Cycle		
3	_	CC	D	Bus free time between Start and Stop condition	4.7		μs		
4	_	CC	D	Data hold time	7		PER_CLK Cycle		
5	_	СС	D	Clock high time	10		PER_CLK Cycle		
6	—	CC	D	Data setup time	2	_	PER_CLK Cycle		
7		СС	D	Start condition setup time (for repeated start condition only)	20	_	PER_CLK Cycle		
8	_	CC	D	Stop condition setup time	10	_	PER_CLK Cycle		

Table 63. I2C output timing specifications - SCL and SDA

1. PER_CLK is the SoC peripheral clock, which drives the I²C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.




Figure 46. I²C input/output timing



5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

The following table lists the case numbers for SPC584Cx and SPC58ECx.

Table 04. Fackage case numbers					
Package type	Device type				
eTQFP64	Production				
eTQFP100	Production				
eTQFP144	Production				
eLQFP176	Production				
FPBGA292	Production				

Table 64. Package case numbers

5.1 eTQFP64 package information

Refer to *Section 5.1.1: Package mechanical drawings and data information* for full description of below figures and table notes.






Figure 47. eTQFP64 package outline

57

DS11620 Rev 8





Figure 49. eTQFP64 section B-B





Querry hash	Dimensions ^{(7),(17)}		
Symbol	Min.	Тур.	Max.
θ	0°	3.5°	7°
θ1	0°	—	
θ2	10°	12°	14°
θ3	10°	12°	14°
A ⁽¹⁵⁾	_	—	1.20
A1 ⁽¹²⁾	0.05	_	0.15
A2 ⁽¹⁵⁾	0.95	1.00	1.05
b ^{(8),(9),(11)}	0.17	0.22	0.27
b1 ⁽¹¹⁾	0.17	0.20	0.23
c ⁽¹¹⁾	0.09	_	0.20
c1 ⁽¹¹⁾	0.09	_	0.16
D ⁽⁴⁾		12 BSC	
D1 ^{(2),(5)}		10 BSC	
D2 ⁽¹³⁾	_	_	6.93
D3 ⁽¹⁴⁾	5.25	_	_
е		0.50 BSC	
E ⁽⁴⁾		12 BSC	
E1 ^{(2),(5)}		10 BSC	
E2 ⁽¹³⁾	_	_	6.93
E3 ⁽¹⁴⁾	5.25	_	_
L	0.45	0.60	0.75
L1		1 REF	
N ⁽¹⁶⁾		64	
R1	0.08		_
R2	0.08		0.20
S	0.20		_
aaa ^{(1),(18)}		0.20	
bbb ^{(1),(18)}		0.20	
ccc ^{(1),(18)}	0.08		
ddd ^{(1),(18)}	0.08		

Table 65. eTQFP64	1 package	mechanical data
-------------------	-----------	-----------------



5.1.1 Package mechanical drawings and data information

The following notes are related to Figure 47, Figure 48, Figure 49 and Table 65:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeter except where explicitly noted.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC584Cx and SPC58ECx is as *Figure 50*. End user should verify D2 and E2 dimensions according to the specific device application.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the max number of terminal positions for the specified body size.
- 17. Critical dimensions:
 - a) Stand-Off
 - b) Overall Width
 - c) Lead Coplanarity
- 18. For symbols, recommended values and tolerances, see *Table 66*.
- 19. Notch may be present in this area (MAX 1.5 mm square) if center top gate molding technology is applied. Resin gate residual not protruding out of package top surface.






Figure 50. eTQFP64 leadframe pad design

Symbol	Definition	Notes
ааа	The tolerance that controls the position of the terminal pattern with respect to Datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to Datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	—
ссс	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the "coplanarity" of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by "b".

Table 66. eTQFP64 symbol definitions

5.2 eTQFP100 package information

Refer to *Section 5.2.1: Package mechanical drawings and data information* for full description of below figures and table notes.






Figure 51. eTQFP100 package outline

DS11620 Rev 8







Figure 53. eTQFP100 section B-B





	Dimensions ^{(7),(17)}		
Symbol	Min.	Тур.	Max.
θ	0 ⁰	3.5 ^o	7 ⁰
θ1	0 ⁰	_	—
θ2	10 ^o	12 ⁰	14 ⁰
θ3	10 ⁰	12 ⁰	14 ⁰
A ⁽¹⁵⁾	_	_	1.20
A1 ⁽¹²⁾	0.05	_	0.15
A2 ⁽¹⁵⁾	0.95	1.00	1.05
b ^{(8),(9),(11)}	0.17	0.22	0.27
b1 ⁽¹¹⁾	0.17	0.20	0.23
c ⁽¹¹⁾	0.09		0.20
c1 ⁽¹¹⁾	0.09	_	0.16
D ⁽⁴⁾		16.00 BSC	
D1 ^{(2),(5)}		14.00 BSC	
D2 ⁽¹³⁾	_	_	6.77
D3 ⁽¹⁴⁾	5.10	_	_
е		0.50 BSC	
E ⁽⁴⁾		16.00 BSC	
E1 ^{(2),(5)}		14.00 BSC	
E2 ⁽¹³⁾	_	_	6.77
E3 ⁽¹⁴⁾	5.10	_	_
L	0.45	0.60	0.75
L1		1.00 REF	
N ⁽¹⁶⁾		100	
R1	0.08		_
R2	0.08		0.20
S	0.20	_	_
aaa ^{(1),(18)}		0.20	
obb ^{(1),(18)}		0.20	
ccc ^{(1),(18)}		0.08	
ddd ^{(1),(18)}	0.08		

Table 67. eTQFP100 package mechanical data



5.2.1 Package mechanical drawings and data information

The following notes are related to Figure 51, Figure 52, Figure 53 and Table 67:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeter except where explicitly noted.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC584Cx and SPC58ECx is as *Figure 54*. End user should verify D2 and E2 dimensions according to the specific device application.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the max number of terminal positions for the specified body size.
- 17. Critical dimensions:
 - a) Stand-Off
 - b) Overall Width
 - c) Lead Coplanarity
- 18. For symbols, recommended values and tolerances, see Table 68.
- 19. Notch may be present in this area (MAX 2.0 mm square) if center top gate molding technology is applied. Resin gate residual not protruding out of package top surface.






Figure 54. eTQFP100 leadframe pad design

Symbol	Definition	Notes
aaa	The tolerance that controls the position of the terminal pattern with respect to Datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to Datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	_
ccc	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the "coplanarity" of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by "b".

Table 68. eTQFP100 symbol definitions

eTQFP144 package information 5.3

Refer to Section 5.3.1: Package mechanical drawings and data information for full description of below figures and table notes.






Figure 55. eTQFP144 package outline



DS11620 Rev 8





Figure 57. eTQFP144 section B-B



DS11620 Rev 8



0hai	Dimensions ^{(7),(17)}		
Symbol	Min.	Тур.	Max.
θ	0.0°	3.5°	7.0°
θ1	0.0°	—	_
θ2	10.0°	12.0°	14.0°
θ3	10.0°	12.0°	14.0°
A ⁽¹⁵⁾	_	_	1.20
A1 ⁽¹²⁾	0.05	—	0.15
A2 ⁽¹⁵⁾	0.95	1.00	1.05
b ^{(8),(9),(11)}	0.17	0.22	0.27
b1 ⁽¹¹⁾	0.17	0.20	0.23
c ⁽¹¹⁾	0.09	_	0.20
c1 ⁽¹¹⁾	0.09	_	0.16
D ⁽⁴⁾	_	22.00 BSC	_
D1 ^{(2),(5)}	_	20.00 BSC	_
D2 ⁽¹³⁾	_	_	6.76
D3 ⁽¹⁴⁾	5.10	_	—
E ⁽⁴⁾	_	22.00 BSC	_
E1 ^{(2),(5)}	_	20.00 BSC	_
E2 ⁽¹³⁾	_	_	6.76
E3 ⁽¹⁴⁾	5.10	_	_
е		0.50 BSC	
L	0.45	0.60	0.75
L1	_	1.00 REF	_
N ⁽¹⁶⁾		144	
R1	0.08	_	_
R2	0.08		0.20
S	0.20	_	_
aaa ^{(1),(18)}		0.20	
bbb ^{(1),(18)}		0.20	
ccc ^{(1),(18)}	0.08		
ddd ^{(1),(18)}	0.08		

Table 69. eTQFP144 package mechanical data




5.3.1 Package mechanical drawings and data information

The following notes are related to Figure 55, Figure 56, Figure 57 and Table 69:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeter except where explicitly noted.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC584Cx and SPC58ECx is as *Figure 58*. End user should verify D2 and E2 dimensions according to the specific device application.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the max number of terminal positions for the specified body size.
- 17. Critical dimensions:
 - a) Stand-Off
 - b) Overall Width
 - c) Lead Coplanarity
- 18. For symbols, recommended values and tolerances, see *Table 70*.






T-1-1- TA			
Table 70.	eTQFP144	sympol	definitions

Symbol	Definition	Notes
aaa	The tolerance that controls the position of the terminal pattern with respect to Datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to Datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	_
ссс	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the "coplanarity" of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by "b".

5.4 eLQFP176 package information

Refer to *Section 5.4.1: Package mechanical drawings and data information* for full description of below figures and table notes.





DS11620 Rev 8







Figure 61. eLQFP176 section B-B





Currence al	Dimensions ^{(7),(17)}		
Symbol	Min.	Nom.	Max.
θ	0°	3.5°	7°
θ1	0°	—	_
θ2	10°	12°	14°
θ3	10°	12°	14°
A ⁽¹⁵⁾	_	—	1.60
A1 ⁽¹²⁾	0.05	—	0.15
A2 ⁽¹⁵⁾	1.35	1.40	1.45
b ^{(8),(9),(11)}	0.17	0.22	0.27
b1 ⁽¹¹⁾	0.17	0.20	0.23
c ⁽¹¹⁾	0.09	_	0.20
c1 ⁽¹¹⁾	0.09	_	0.16
D ⁽⁴⁾		26.00 BSC	
D1 ^{(2),(5)}		24.00 BSC	
D2 ⁽¹³⁾	_	_	7.77
D3 ⁽¹⁴⁾	6.10	_	_
е		0.50 BSC	
E ⁽⁴⁾		26.00 BSC	
E1 ^{(2),(5)}		24.00 BSC	
E2 ⁽¹³⁾	_	_	7.77
E3 ⁽¹⁴⁾	6.10		_
L	0.45	0.60	0.75
L1		1.00 REF	
N ⁽¹⁶⁾		176	
R1	0.08		_
R2	0.08		0.20
S	0.20		
aaa ^{(1),(18)}		0.20	
bbb ^{(1),(18)}		0.20	
ccc ^{(1),(18)}		0.08	
ddd ^{(1),(18)}	0.08		

Table 71. eLQFP176 package mechanical data



5.4.1 Package mechanical drawings and data information

The following notes are related to *Figure 59*, *Figure 60*, *Figure 61* and *Table 71*:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeter except where explicitly noted.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC584Cx and SPC58ECx is as *Figure 62*. End user should verify D2 and E2 dimensions according to the specific device application.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the max number of terminal positions for the specified body size.
- 17. Critical dimensions:
 - a) Stand-Off
 - b) Overall Width
 - c) Lead Coplanarity
- 18. For symbols, recommended values and tolerances, see *Table 72*.






Figure 62. eLQFP176 leadframe pad design

Symbol	Definition	Notes
ааа	The tolerance that controls the position of the terminal pattern with respect to Datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to Datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	_
ссс	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the "coplanarity" of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by "b".

Table 72. eLQFP176 symbol definitions

5.5 **FPBGA292** package information

Refer to *Section 5.5.1: Package mechanical drawings and data information* for full description of below figures and table notes.






Table 73. FPBGA292 package mechanical data

Or mark at	Dimensions (in millimeter)		
Symbol	Min. Typ. Max.		
A ⁽¹⁾	_	_	1.8
A1	0.35	_	_



DS11620 Rev 8

Table 73. FPBGA292 package mechanical data (continued)				
Symbol	Dimensions (in millimeter)			
Symbol	Min.	Тур.	Max.	
A2	_	0.53	_	
A4	_	-	0.80	
D	16.85	17.00	17.15	
D1	_	15.20	_	
E	16.85	17.00	17.15	
E1	_	15.20	_	
е	_	0.80	_	
b ⁽²⁾	0.50	0.55	0.60	
Z	_	0.90	_	
aaa	_	-	0.15	
bbb	_	-	0.10	
ddd ⁽³⁾	_	-	0.12	
eee ⁽⁴⁾	_	-	0.15	
fff ⁽⁵⁾	_	-	0.08	

 Table 73. FPBGA292 package mechanical data (continued)

5.5.1 Package mechanical drawings and data information

The following notes are related to *Figure 63* and *Table 73*:

- 1. FPBGA stands for Fine Pitch Plastic Ball Grid Array.
 - Fine pitch: e < 1.00 mm pitch. Low Profile: The total profile height (Dim A) is measured from the seating plane to the top of the component. The maximum total package height is calculated by the following methodology

The maximum total package height is calculated by the following methodology (tolerance values):

Amax =
$$A_1(TYP) + A_2(TYP) + A_4(TYP) + \sqrt{(A_1)^2 + (A_2)^2 + (A_4)^2}$$

- 2. The typical ball diameter before mounting is 0.55mm.
- 3. Ref. JEDEC MO_219G_BGA Low Profile, Fine Pitch Ball Grid Array Family, 0.80MM Pitch (SQ. & RECT.)
- 4. The tolerance of position that controls the location of the pattern of balls with respect to datums A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.
- 5. The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above. The axis of each ball must lie simultaneously in both tolerance zones.



6. The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug. A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.



5.6 Package thermal characteristics

The following tables describe the thermal characteristics of the device. The parameters in this chapter have been evaluated by considering the device consumption configuration reported in the *Section 4.7: Device consumption*.

5.6.1 eTQFP64

Symbo	bl	C Parameter ⁽¹⁾		Conditions	Value	Unit					
R _{θJA}	СС	сс р		6	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	26.1	°C/W			
I № JA	00	D	Sunction-to-Ambient, Natural Convection /	Four layer board (2s2p) (Internal Ballast)	28.6	0/11					
R _{θJB}	СС	D	Junction-to-board ⁽³⁾	External Ballast	6.9	°C/W					
ιν _θ jΒ	00			Internal Ballast	9.9	0/00					
P	СС				D C	D	D	Junction-to-case top ⁽⁴⁾	External Ballast	8.6	°C/W
$R_{ extsf{ heta}JCtop}$		U		Internal Ballast	11.8	0/00					
Б	СС	D	Junction-to-case bottom ⁽⁵⁾	External Ballast	1	°C/W					
$R_{\theta JCbottom}$		D	Junction-to-case bottom	Internal Ballast	4	C/VV					
Ψ_{JT}		00 5	CC D	Junction-to-package top ⁽⁶⁾	Natural convection (External Ballast)	1	*0144				
TJT		D	Junction-to-package top 7	Natural convection (Internal Ballast)	3.6	°C/W					

 Table 74. Thermal characteristics for 64 exposed pad eTQFP package

 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.6.2 eTQFP100

Table 75. Thermal characteristics for 100 exposed pad eTQFP package

Syn	Symbol C		Symbol C Parameter ⁽¹⁾		Conditions	Value	Unit
R _{θJA}	B CC	СС		D Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	25.8	°C/W
JA IN		00	D		Four layer board (2s2p) (Internal Ballast)	28.5	0/11



Symbo	Symbol C		Parameter ⁽¹⁾	Conditions	Value	Unit							
P	СС	D	Junction-to-board ⁽³⁾	External Ballast	9.5	°C/W							
$R_{ heta JB}$	00		Junction-to-board	Internal Ballast	12.7	0/00							
Б	СС	C D Junction-to-case top ⁽⁴⁾		External Ballast	8.6	°C/W							
R _{0JCtop}			Junction-to-case top	Internal Ballast	11.9	C/VV							
P	СС		П	Junction-to-case bottom ⁽⁵⁾	External Ballast	1	°C/W						
R _{0JCbottom}	00	D	Junction-to-case bottom /	Internal Ballast	4	0/00							
Ψ_{JT}	сс	сс	сс	CC D	CC D	CC D	CC D	CC D June	Junction-to-package top ⁽⁶⁾	Natural convection (External Ballast)	1	°C/W	
01				Internal Ballast	3.6								

Table 75. Thermal characteristics for 100 exposed pad eTQFP package (continued)

 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.6.3 eTQFP144

Table 76. Thermal characteristics for 144 exposed pad eTQFP package

Symbo	bl	С	Parameter ⁽¹⁾	Conditions	Value	Unit		
D	сс	D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	25.5	°C/W		
$R_{ hetaJA}$	CC	D	Junction-to-Ambient, Natural Convection	Four layer board (2s2p) (Internal Ballast)	28.2	0/11		
D	сс	D Junction-to-board ⁽³⁾	External Ballast	10.2	°C/W			
R _{θJB} C				Internal Ballast	13.4	C/vv		
D	СС	D	Junction-to-case top ⁽⁴⁾	External Ballast	8.7	°C/W		
$R_{\theta JCtop}$		D		Internal Ballast	12	C/vv		
Р	СС	D	Junction-to-case bottom ⁽⁵⁾	External Ballast	1	°C/W		
$R_{\theta JCbottom}$		D	Junction-to-case bottom	Internal Ballast	4	C/vv		
Ψ_{JT}	сс р	00 D	00 F	00 5	CC D lunction to neckage to (6)	Natural convection (External Ballast)	1	*0.00/
		CC D Junction-to-package top ⁽⁶⁾		Natural convection (Internal Ballast)	3.6	°C/W		



Package information

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.6.4 LQFP176

Symbo	Symbol		Parameter ⁽¹⁾	Conditions	Value	Unit			
D		<u> </u>	<u> </u>	<u> </u>	CC D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	24	°C/W
R _{θJA} C	CC			Four layer board (2s2p) (Internal Ballast)	26.1	C/VV			
D	СС	D	Junction-to-board ⁽³⁾	External Ballast	10.9	°C/W			
$R_{ extsf{ heta}JB}$				Internal Ballast	13.9	0/11			
D		CC D		Junction-to-case top ⁽⁴⁾	External Ballast	10.2	°C/W		
$R_{ extsf{ heta}JCtop}$				Internal Ballast	13.2	0/00			
D	СС	D	Junction-to-case bottom ⁽⁵⁾	External Ballast	1	°C/W			
$R_{ extsf{ heta}JCbottom}$				Internal Ballast	3.7	0/00			
Ψ_{JT}	СС	CC D	CC D Junction-to-package top ⁽⁶⁾	Natural convection External Ballast	1	°C/W			
				Internal Ballast	3.5				

Table 77. Thermal characteristics for 176 exposed pad LQFP package

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.



5.6.5 FPBGA292

Symb	Symbol C		Parameter ⁽¹⁾	Conditions	Value	Unit		
$R_{ extsf{ heta}JA}$	СС	D	Junction-to-Ambient, Natural Convection ⁽²⁾	Four layer board (2s2p) (External Ballast)	24.4	°C/W		
$R_{\theta JB}$	СС	D	Junction-to-board ⁽³⁾	External Ballast	13	°C/W		
$R_{ extsf{ heta}JC}$	СС	D	Junction-to-case ⁽⁴⁾	External Ballast	9	°C/W		
Ψ_{JT}	СС	D	Junction-to-package top ⁽⁵⁾	Natural convection (External Ballast)	1.1	°C/W		

Table 78. Thermal characteristics for 292-pin FPBGA

 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per JEDEC JESD51-6 with the board (JESD51-9) horizontal.
- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 5. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.6.6 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

Equation 1

$$\mathbf{T}_{\mathbf{J}} = \mathbf{T}_{\mathbf{A}} + (\mathbf{R}_{\theta \mathbf{J}\mathbf{A}} * \mathbf{P}_{\mathbf{D}})$$

where:

T_A = ambient temperature for the package (°C)

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The differences between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leaves the planes virtually disconnected, the thermal performance is also greatly reduced.



As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm²

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

Equation 2 $T_J = T_B + (R_{\theta JB} * P_D)$

where:

 T_B = board temperature for the package perimeter (°C)

 $R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

Equation 3

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta,JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit



board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

Equation 4 $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

 T_T = thermocouple temperature on top of the package (°C)

 Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter (Ψ_{JPB}) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

Equation 5

 $\mathbf{T}_{\mathsf{J}} = \mathbf{T}_{\mathsf{B}} + (\Psi_{\mathsf{JPB}} \times \mathbf{P}_{\mathsf{D}})$

where:

 T_T = thermocouple temperature on bottom of the package (°C)

 Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)



6 Ordering information




Figure 64. Commercial product scheme

Note: Please contact your ST sales office to ask for the availability of a particular commercial product.

Features (for instance, flash, RAM or peripherals) not included in the commercial product cannot be used.

ST cannot be called to take any liability for features used outside the commercial product.



Table 73. Code Flash Options FOTA (RByte)									
SPC58xC80 (4M)	SPC58xC74 (3M) ⁽¹⁾	SPC58xC70 (2M) ⁽¹⁾	Partition	Start address	End address				
16	16	16	1	0x00FC0000	0x00FC3FFF				
16	16	16	0	0x00FC4000	0x00FC7FFF				
16	16	16	1	0x00FC8000	0x00FCBFFF				
16	16	16	0	0x00FCC000	0x00FCFFFF				
32	32	32	0	0x00FD0000	0x00FD7FFF				
32	32	32	1	0x00FD8000	0x00FDFFFF				
64	64	64	0	0x00FE0000	0x00FEFFFF				
64	64	64	0	0x00FF0000	0x00FFFFFF				
128	128	128	0	0x01000000	0x0101FFFF				
128	128	128	1	0x01020000	0x0103FFFF				
256	256	256	0	0x01040000	0x0107FFFF				
256	256	256	0	0x01080000	0x010BFFFF				
256	256	256	0	0x010C0000	0x010FFFFF				
256	256	NA	0	0x01100000	0x0113FFFF				
256	256	NA	0	0x01140000	0x0117FFFF				
256	NA	NA	0	0x01180000	0x011BFFFF				
256	NA	NA	0	0x011C0000	0x011FFFFF				
256	256	256	1	0x01200000	0x0123FFFF				
256	256	256	1	0x01240000	0x0127FFFF				
256	256	256	1	0x01280000	0x012BFFFF				
256	256	NA	1	0x012C0000	0x012FFFFF				
256	256	NA	1	0x01300000	0x0133FFFF				
256	NA	NA	1	0x01340000	0x0137FFFF				
256	NA	NA	1	0x01380000	0x013BFFFF				

Table 79. Code Flash Options FOTA (KByte)

1. The user must use this mapping without mixing it with the Contiguous one in *Table 80*.

 Table 80. Code Flash Options contiguous (KByte)

SPC58xC80 (4M) SPC58xC74 (3M) ⁽¹⁾		SPC58xC70 (2M) ⁽¹⁾	Partition	Start address	End address
16	16	16	1	0x00FC0000	0x00FC3FFF
16	16	16	0	0x00FC4000	0x00FC7FFF
16	16	16	1	0x00FC8000	0x00FCBFFF
16	16	16	0	0x00FCC000	0x00FCFFFF
32	32	32	0	0x00FD0000	0x00FD7FFF



SPC58xC80 (4M)	SPC58xC74 (3M) ⁽¹⁾	SPC58xC70 (2M) ⁽¹⁾	Partition	Start address	End address
32	32	32	1	0x00FD8000	0x00FDFFFF
64	64	64	0	0x00FE0000	0x00FEFFFF
64	64	64	0	0x00FF0000	0x00FFFFFF
128	128	128	0	0x01000000	0x0101FFFF
128	128	128	1	0x01020000	0x0103FFFF
256	256	256	0	0x01040000	0x0107FFFF
256	256	256	0	0x01080000	0x010BFFFF
256	256	256	0	0x010C0000	0x010FFFFF
256	256	256	0	0x01100000	0x0113FFFF
256	256	256	0	0x01140000	0x0117FFFF
256	256	256	0	0x01180000	0x011BFFFF
256	256	NA	0	0x011C0000	0x011FFFFF
256	256	NA	1	0x01200000	0x0123FFFF
256	256	NA	1	0x01240000	0x0127FFFF
256	256	NA	1	0x01280000	0x012BFFFF
256	NA	NA	1	0x012C0000	0x012FFFFF
256	NA	NA	1	0x01300000	0x0133FFFF
256	NA	NA	1	0x01340000	0x0137FFFF
256	NA	NA	1	0x01380000	0x013BFFFF

Table 80 Code Flash	Ontions contiguous	(KByte) (continued)
	opuons contiguous	(NDyte) (continueu)

1. The user must use this mapping without mixing it with the FOTA one in *Table 79*.



SP
Ċ5
840
,×
SP
ñ
8
58ECx

5

Table 81. RAM options										
SPC58EC80	SPC584C80	SPC58EC74	SPC584C74	SPC58EC70	SPC584C70	Turne				
512 ⁽¹⁾	384 ⁽¹⁾	416 ⁽¹⁾	320 ⁽¹⁾	320 ⁽¹⁾	256 ⁽¹⁾	Туре	Start address	End address		
8	8	8	8	8	8	PRAMC_2 (STBY)	0x400A8000	0x400A9FFF		
24	24	24	24	24	24	PRAMC_2 (STBY)	0x400AA000	0x400AFFFF		
160	160	160	160	160	160	PRAMC_2 (STBY)	0x400B0000	0x400D7FFF		
64	64	64	64	NA	NA	PRAMC_2 (STBY)	0x400D8000	0x400E7FFF		
32	32	32	NA	NA	NA	PRAMC_3	0x400E8000	0x400EFFFF		
32	32	NA	NA	NA	NA	PRAMC_3	0x400F0000	0x400F7FFF		
63,75	NA	NA	NA	NA	NA	PRAMC_3	0x400F8000	0x40107EFF		
0,25	0,25	0,25	0,25	0,25	0,25	PRAMC_3	0x40107F00	0x40107FFF		
64	NA	64	NA	64	NA	D-MEM CPU_0	0x50800000	0x5080FFFF		
64	64	64	64	64	64	D-MEM CPU_2	0x52800000	0x5280FFFF		

1. RAM size is the sum of TCM and SRAM.

7 Revision history

Date	Date Revision Changes		
13-May-2016	1	Initial version.	
07-June-2016	2	Added Microsoft Excel [®] workbook file attached to this document version 5.0 (dated 14 April 2016). For details on the changes, refer to the sheet "Revision History".	
24-Mar-2017	3	 Chapter 3: Electrical characteristics Section 4.1: Introduction: Removed text "The IPs andfor the details". Removed the two notes. Section 4.2: Absolute maximum ratings Added text "Exposure to absolute reliability" Added text "even momentarily" Table 4: Absolute maximum ratings: Updated values in conditions column. Added parameter T_{TRIN} For parameter "T_{STG}", maximum value updated from "175" to "125" Added new parameter "T_{PAS}" For parameter "T_{INI}, description updated from "maximumPAD" to "maximum DCpad" Section 4.3: Operating conditions: Table 5: Operating conditions: Table 7: Device supply relation during power-up/power-down sequence: Parameter "V_{DD_LV}" removed Renamed "Wait State configuration" table to Table 6: PRAM wait states configuration Section 4.7: Device consumption: Table 8: Device consumption: Table 8: Device consumption: Max value of "IDD_MAIN_CORE_AC" updated to "50" Min and Max value of "IDDHALT" updated from "18" and "45" to "15" and "30" respectively Min and Max value of "IDDHALT" updated from "18" and "45" to "15" and "30" respectively Section 4.8: I/O pad specification: Replaced all occurrences of "50 pF load" with "CL=50pF". Removed note "The external ballast" 	

Table 82. Document revision history



Table 82. Document revision history (continued)			
Date	Revision	Changes	
		Table 13: WEAK/SLOW I/O output characteristics:	
		 For parameter "F_{max_W}", updated condition "25 pF load" to "CL=25pF" 	
		– For parameter "t _{TR_S} ", changed min value (25 pF load) from "4" to "3"	
		 Changed min value (50 pF load) from "6" to "5" 	
		<i>Table 10: I/O pad specification descriptions</i> : Description of "Standby pads" updated from "Some pads areweak-pull currents" to "These pads areCMOS threshold" <i>Table 15: STRONG/FAST I/O output characteristics</i> : Parameter "I _{DCMAX_S} " updated:	
		 Condition added "V_{DD}=5V<u>+</u>10% Condition added "V_{DD}=3.3V<u>+</u>10% 	
		– Max value updated to 5.5mA	
		Table 17: I/O consumption: Updated all the max values of parameters I _{DYN W} and	
		I _{DYN_M}	
		Section 3.9: Reset pad (PORST) electrical characteristics:	
		<i>Table 19: Reset Pad state during power-up and reset</i> : Added this table.	
		Section 3.10: PLLs:	
		Table 20: PLL0 electrical characteristics:	
		 Classification of parameter "I_{PLL0}" changed from "C" to "T". 	
		 Footnote "Jitter valuesCLKOUT pin" added for parameters: 	
24-Mar-2017	3	Δpllophiospj Δpllophi1spj	
	(conťd)		
		Table 21: PLL1 electrical characteristics:	
		 Classification of parameter "I_{PLL1}" changed from "C" to "T". 	
		– Footnote "Jitter valuesCLKOUT pin" added for parameter " $ \Delta_{PLL1PHI0SPJ} $ "	
		Section 4.11: Oscillators:	
		Renamed section "RC oscillator 1024 kHz" to <i>Section 4.11.4: Low power RC</i> oscillator	
		Table 22: External 40 MHz oscillator electrical specifications:	
		 Classification for parameters "C_{S_EXTAL}" and "C_{S_EXTAL}" changed from "T" to "D". 	
		 Updated classification, conditions, min and max values for parameter "g_m". 	
		 For parameters "C_{S_EXTAL}" and "C_{S_EXTAL}", text "QFP" and "BGA" removed. Only QFP values remain. 	
		 Min nd Max value of parameters C_{S_EXTAL} updated from "1.5" and "3.2" to "3" and "7" respectively. 	
		 Min nd Max value of parameters C_{S_XTAL} updated from "1.5" and "3.2" to "3" and "7" respectively. 	
		 For parameter "gm", classification changed from "D" to "P" for frequency "15-20 MHz" 	
		 For parameter "gm", classification changed from "P" to "D" for frequency "20-25 MHz" 	



Date Re
Date Re 24-Mar-2017 (c

Table 82. Document revision history (continued)



Table 82. Document revision history (continued)		
Date	Revision	Changes
		Section 4.14: LFAST pad electrical characteristics:
		Table 32: LFAST PLL electrical characteristics:
		 Min and Max value of parameter "ERR_{REF}" updated from "TBD" to "-1" and "+1" respectively
		 Max value of parameter "PN" updated from "TBD" to "-58"
		– Frequency of parameter "∆PER _{REF} " updated from "10MHz" to "20MHz".
		 Max value of parameter "∆PER_{REF}" for condition "Single period" updated from "TBD" to "350"
		 Min and Max value of parameter "∆PER_{REF}" for condition "Long period" updated from "TBD" to "-500" and "+500" respectively.
		Section 4.15: Power management:
		<i>Table 33: Power management regulators</i> : Removed text "In parts packaged with LQFP176, the auxiliary and clamp regulators cannot be enabled" from note 2.
		Table 32: External components Integration:
		– For PMOS, replaced "STT4P3LLH6" with "PMPB100XPEA"
		– For NMOS, replaced "STT6N3LLH6" with "PMPB55XNEA"
		 Added table footnote to typ value of C_{S2}.
		 Removed table footnote "External components number"
	3 (cont'd)	<i>Table 35: Linear regulator specifications</i> : Classification of parameter "IDD _{MREG} " changed from "T" to "P".
		<i>Table 36: Auxiliary regulator specifications</i> : Classification of parameter "IDD _{AUX} " changed from "T" to "P".
24-Mar-2017		<i>Table 38: Standby regulator specifications</i> : Classification of parameter "IDD _{SBY} " changed from "T" to "P".
		Figure 17: Voltage monitor threshold definition: Updated the figure.
		Table 39: Voltage monitor electrical characteristics:
		– For V _{POR031 C} , changed the max value from 0.85 to 0.97.
		– For T _{VMFILTER} , replaced T with D.
		– Min value of "V _{POR200 C} " updated from "1.96" to "1.80"
		– Max value of "V _{POR031} _C " updated from ".85" "0.97"
		– Min value of "V _{MVD270 SBY} " updated from "2.71" to "2.68"
		 Max value of "V_{MVD270 SBY}" updated from "2.80" "2.84"
		– Changed the min value of parameter V _{POR200 C} from "1.96" to "1.80"
		– Changed the max value of parameter V _{POR031 C} from "0.85" to "0.97"
		 Changed the condition of parameter T_{VMFILTER} from "T" to "D"
		Section 4.17: AC Specifications:
		<i>Table 44: Nexus debug port timing</i> : Classification of parameters "t _{EVTIPW} " and "t _{EVTOPW} " changed from "P" to "D".
		<i>Table 46: DSPI channel frequency support</i> : Added column to show slower and faster frequencies.
		Table 49: DSPI CMOS slave timing — full duplex — normal and modified transfer formats ($MTFE = 0/1$): Added column to show slower and faster frequencies.
		Table 47: DSPI CMOS master classic timing (full duplex and output only) MTFE = 0 CPHA = 0 or 1: Changed the Min value of tscκ (very strong) from 33 to 59.

Table 82. Document revision history (continued)



Date	Revision	Changes
Date 24-Mar-2017	Revision 3 (cont'd)	Changes Section 4: Package information: Updated - Table 65: eTOFP64 package mechanical data - Figure 47: eTOFP64 package outline - Table 66: eTOFP100 package mechanical data Section 5.6: Package thermal characteristics: Table 74: Thermal characteristics for 64 exposed pad eTOFP package Table 75: Thermal characteristics for 100 exposed pad eTOFP package Table 77: Thermal characteristics for 176 exposed pad eTOFP package, Table 77: Thermal characteristics for 176 exposed pad eTOFP package. Updated the following parameter values with External and Internal ballast values: - R _{6JA} - R _{6JB} - R _{6JCop} - R _{6JCop} - R _{6JB} - R _{6JA} - SulCootom - Y _{JT} Removed parameter "R _{6JMA} " Chapter 5: Ordering information: Figure 64: Commercial product scheme: - Core option "4" updated from "Single computing e200z4 core" to "Single computing e200z4 core(CPU_2)" - Core option "5" updated from "Single computing e200z4 core" to "Dual computing e200z4 core(CPU_2+CPU_0)"



Date	Revision	Changes
		<i>Features</i> : Added AEC-Q100 qualified and updated core name to "e200z420n3" (was "e200z4d").
		<i>Chapter 3: Package pinouts and signal descriptions</i> : Rephrased introduction sentence since the pinout excel file will no longer be
		attached to the datasheet
		<i>Chapter 3: Electrical characteristics</i> : Reformated note from introduction <i>Table 3: Parameter classifications</i> : Updated the description of classification tag "T"
		Section 4.3: Operating conditions: Replaced reference to IO_definition excel file by "the device pinout IO definition excel file"
		Table 5: Operating conditions:
		 Removed note "Core voltage as" Added parameter I
		 Added parameter I_{INJ2} Removed parameter "V_{RAMP_LV}"
		 Updated the table footnote "Positive and negative Dynamic current" for all Chorus devices
		<i>Table 6: PRAM wait states configuration</i> : Renamed the "Wait State configuration" table to "PRAM wait state configuration"
		Table 8: Device consumption:
04-Feb-2018	4	"I _{DD_LKG} " and "I _{DD_LV} ": Added footnote "I _{DD_LKG} and I _{DD_LV} are reported as" Updated: I _{DD_LKG} , I _{DDSTBY8} and I _{DDSTBY256} for all conditions
		Updated some typical values for I _{DDSTBY8} and I _{DDSTBY256} Replaced all references to the IO_definitions excel file by "the device pinout IO definition excel file
		<i>Table 10: I/O pad specification descriptions</i> : Changed "the CMOS threshold" by "(VDD_HV_IO_MAIN / 2) +/-20%" at Standby pads type
		<i>Table 15: STRONG/FAST I/O output characteristics</i> : updated values for t_{TR_S} for condition CL = 25 pF and CL = 50 pF
		Table 16: VERY STRONG/VERY FAST I/O output characteristics:
		- "t _{TR20-80} " replaced by "t _{TR20-8} "
		- "t _{TRTTL} " replaced by "t _{TRTTL_V} "
		– "Σt _{TR20-80} " replaced by "Σt _{TR20-80} _V"
		<i>Table 18: Reset PAD electrical characteristics</i> : replaced reference to IO_definition excel file by "Refer to the device pinout IO definition excel file"
		Table 20: PLL0 electrical characteristics:
		– ∆ _{PLL0PHI0SPJ} : changed "T" by "D" and added pk-pk to Conditions value
		 – Δ_{PLL0PHI1SPJ}]: added pk-pk to Conditions value <i>Table 20: PLL0 electrical characteristics</i> and <i>Table 21: PLL1 electrical</i>
		<i>characteristics</i> : Added "f _{INFIN} ", Symbol "f _{INFIN} ": changed "C" by "—" in column "C"



Date	Revision	Changes
		Table 22: External 40 MHz oscillator electrical specifications:
		Changed table footnote 3 by: This value is determined by the crystal manufacturer and board design, and it can potentially be higher than the maximum provided. <i>Table 23: 32 kHz External Slow Oscillator electrical specifications</i> : Updated the parameter symbols and added "CC" to T _{sxosc} . <i>Table 26: ADC pin specification</i> : – Updated Max value for C _S and C _{P2}
		– Added electrical specification for $R_{20K\Omega}$ symbol
		– Changed Max value = 1 by 2 for Cp2 SARB channels
		Table 27: SARn ADC electrical specification:
		 Added symbols tADCINIT and tADCBIASINIT Column "C" oplitted and added "D" for L
		 Column "C" splitted and added "D" for I_{ADV_S} Table 28: ADC-Comparator electrical specification:
		 Added new parameter "t_{ADCINITSBY}".
		 Set min = 5/f_{ADCK} µs with footnote "In case the ADC is used as Fast Comparator the sampling time is t_{ADCSAMPLE} = 2/f_{ADCK}"
		 Set min = 6/f_{ADCK} for ADC comparator mode, at symbol t_{ADCSAMPLE}
		 Column "C" splitted and added "D" for I_{ADV_S}
04-Feb-2018	4 (Cont')	Section 4.14: LFAST pad electrical characteristics: Introduction paragraph: – 1st sentence: hidden text "both the SIPI and"
		 all 2nd sentence hidden: "The same LVDS tables" <i>Figure 9: LFAST LVDS timing definition</i>: Added conditional tag to hide: 400 mV p-p (MSC/DSPI) 0.50 * T (MSC/DSPI) (MSC/DSPI)
		<i>Figure 17: Voltage monitor threshold definition</i> : Right blue line adjusted on the top figure
		Section 4.15.1: Power management integration: added sentence "It is recommendeddevice itself" for all devices
		<i>Table 35: Linear regulator specifications</i> : updated values for symbol "△IDD _{MREG"}
		Table 34: External components integration:Updated Min and Max values at symbol C_E to 1.1 and 3.0 respectively
		<i>Table 40: Wait State configuration</i> : Updated this table by adding APC parameter and frequency ranges
		Section 4.17.5: CAN timing: added section
		<i>Table 57: TxEN output characteristics</i> : added table footnote "Pad configured as VERY STRONG.
		Table 58: TxD output characteristics: changed note 3 to apply to the whole table
		Table 60: CAN timing: added columns for "CC" and "D"



Dete	Iable 82. Document revision history (continued) Date Revision		
Date	Revision	Changes	
	4 (Cont')	<i>Table 46: DSPI channel frequency support</i> : Added DSPI_5 to lower frequency and removed it from higher frequency	
		<i>Table 65: eTQFP64 package mechanical data</i> : Removed θ, θ1, θ2, θ3 <i>Table 69: FPBGA292 package mechanical data</i> : updated Amax formula in table footnote 2	
04-Feb-2018		Figure 64: Commercial product scheme:	
		– Removed Packing option R	
		– Set Y as example	
		Packing option X: Replaced "90°" by "(pin 1 top right)"	
		<i>Table 81: RAM options</i> : Updated some values of SPC58EC80 and SPC4C80 devices	
		Following are the changes in this version of the Datasheet:	
		Section 4.7: Device consumption	
		Table 9: Device consumption:	
		– Updated all maximum values for $I_{DDSTBY8}$, $I_{DDSTBY32}$ and $I_{DDSTBY256}$ parameters	
	5	 Updated table footnote 4 	
		Section 3.10: PLLs	
		<i>Table 20: PLL0 electrical characteristics</i> : The maximum value of f _{PLL0PHI0} is changed from "400" to "FSYS" with a footnote.	
		Section 4.11: Oscillators	
		<i>Table 22: External 40 MHz oscillator electrical specifications</i> : table footnote 1 updated:	
25 Son 2019		"DCF clients XOSC_LF_EN and XOSC_EN_40MHZ" changed by	
25-Sep-2018		"XOSC_FREQ_SEL"	
		Section 4.12: ADC system	
		Table 28: ADC-Comparator electrical specification:	
		Added "ADC comparator mode" condition to the following two parameters:	
		I _{ADCREFH} Min: - and Max: 19.5 μA I _{ADCREFL} Min: - and Max: 20.5 μA	
		ADCREFL WITH - and Wax. 20.0 pr	
		Section 4.14: LFAST pad electrical characteristics	
		Updated Figure 9: LFAST LVDS timing definition	
		Section 4.15: Power management	
		<i>Table 34: External components integration</i> : Added "2SCR574D" to "Q _{EXT} " parameter.	



Date	Revision	Changes	
	5	Section 4.16: Flash Table 40: Wait State configuration: Updated this table by adding APC parameter and frequency ranges.	
25-Sep-2018		Section 4: Package information Updated Section 4.3: eTQFP144 package information Updated Section 4.4: eLQFP176 package information	
		Section 5: Ordering information Figure 64: Commercial product scheme: updated example code for Silicon revision value and Packing value Table 81: RAM options: Split the last PRAMC_3 line into 2 lines	
		Throughout document:	
		Formatting and editorial changes.	
	6	The following are the changes in this version of the Datasheet: Updated the sub-title for Cover page Updated package information on Cover page.	
		Updated <i>Chapter 1: Introduction</i> : Removed "Document overview" section title.	
		Updated section 1.2 Description to Chapter 2: Description	
		Chapter 4: Electrical characteristics:	
		Section 4.2: Absolute maximum ratings:	
16-Jun-2020		Table 4: Absolute maximum ratings: Added cross reference to footnote ⁽²⁾ to all $V_{DD_HV^*}$ and V_{IN}	
		 Section 4.3: Operating conditions: Table 5: Operating conditions: V_{DD_HV_ADR_S}: removed line for C condition. Table 7: Device supply relation during power-up/power-down sequence: changed V_{DD_HV_IO_} to V_{DD_HV_IO_FLEX}. 	
		Updated Section 4.6: Temperature profile	
		Section 4.7: Device consumption: Table 9: Device consumption: move table footnote 1. from table title to "Value".	
		Section 4.9: Reset pad (PORST) electrical characteristics – Figure 5: Startup Reset requirements: deleted V _{DDMIN}	



Table 82. Document revision history (continued) Data Revision		
Date	Revision	Changes
		Section 4.10: PLLs
		Section 4.10.1: PLL0:
		Table 20: PLL0 electrical characteristics:
		– Changed condition from T to D for $ \Delta_{PLL0PHI1SPJ} $, $\Delta_{PLL0LTJ}$ and I_{PLL0} .
		 Updated Max value for f_{PLL0PHI0} symbol and removed the footnote.
		Section 4.10.2: PLL1:
		<i>Table 21: PLL1 electrical characteristics</i> : changed condition from T to D for I _{PLL1}
		Section 4.11: Oscillators
		Section ::
		Table 24: Internal RC oscillator electrical specifications:
		– Updated 1.
		– Updated Max value for I _{FIRC.}
		Section 4.12: ADC system:
		Section 4.12.1: ADC input description
		Figure 8: Input equivalent circuit (Fast SARn and SARB channels): added
		parameter "C _{EXT} : external capacitance" and component to scheme.
		<i>Table 26: ADC pin specification</i> : added row for symbol "C _{EXT} / SR".
16-Jun-2020	6	Section 4.14: LFAST pad electrical characteristics
		Section 4.14.2: LFAST LVDS interface electrical characteristics:
		Table 30: LVDS pad startup and receiver electrical characteristics
		– Removed the last sentence of Note "Total internal capacitance".
		– Move table footnote <i>1</i> . and <i>2</i> . from table title to "Symbol".
		Table 31: LFAST transmitter electrical characteristics
		– Move table footnote 1., 2. and 3. from table title to "Symbol".
		Table 32: LFAST PLL electrical characteristics
		 Move table footnote 1. from table title to "Symbol".
		Section 4.15: Power management
		Section 4.15.1: Power management integration:
		Table 34: External components integration:
		– Updated Conditions for C_{BV} .
		– Updated notes content and numbering
		– Updated Min value for R _F
		– Updated Typ value for C _{LVN}
		- Added note 2 for C_{FLA}
		- Added note 6 for C _{ADC}
		- Updated Min value for R _B

Table 82. Document revision history (continued)	Table 82	Document revision	historv	(continued)
---	----------	-------------------	---------	-------------



Table 82. Document revision history (continued)				
Date	Revision	Changes		
		Section 4.15.3: Voltage monitors:		
		Table 39: Voltage monitor electrical characteristics: added footnote "Even if		
		LVD/HVD"		
		Section 4.16: Flash		
		<i>Table 40: Wait State configuration</i> : for APC=001 changed the minimum frequency		
		from 40 to 55 MHz		
		Section 4.17: AC Specifications		
		Section 4.17.2.1.1: DSPI CMOS master mode – classic timing		
		 Table 47: DSPI CMOS master classic timing (full duplex and output only) MTFE = 0, CPHA = 0 or 1: added footnote "Due to timing delay". 		
		 Table 48: DSPI CMOS master modified timing (full duplex and output only) MTFE = 1, CPHA = 0 or 1: added footnote "Due to timing delay". 		
		– Updated Figure 28: DSPI CMOS master mode — classic timing, CPHA = 1		
1		Section 4.17.3.7: RMII transmit signal timing (TXD[1:0], TX EN): added Note "RMII		
		transmitas 1ns".		
		Chapter 5: Package information		
	6 (cont'd)	Added introduction sentence in each Package section.		
		Added sub-section "Package mechanical drawings and data information" and		
16-Jun-2020		introduction sentence to the notes list.		
		<i>Table 64: Package case numbers</i> : removed package reference column.		
		Section 5.1: eTQFP64 package information		
		Updated Figure 47: eTQFP64 package outline		
		Added Figure 48: eTQFP64 section A-A		
		Added Figure 49: eTQFP64 section B-B		
		Table 65: eTQFP64 package mechanical data:		
		 updated table, notes content and numbering 		
		 updated min. dimensions for D3 and E3 		
		Moved notes to new section <i>Section 5.1.1: Package mechanical drawings and data information</i> :		
		Added Figure 50: eTQFP64 leadframe pad design		
		Added Table 66: eTQFP64 symbol definitions		
		Section 5.2: eTQFP100 package information		
		Updated Figure 51: eTQFP100 package outline		
		Added Figure 52: eTQFP100 section A-A		
		Added Figure 53: eTQFP100 section B-B		
		<i>Table 67: eTQFP100 package mechanical data</i> : updated table, notes content and numbering.		
		Moved notes to new section <i>Section 5.2.1: Package mechanical drawings and data information</i> :		



Date	Revision	Changes
		Added Figure 54: eTQFP100 leadframe pad design
		Added Table 68: eTQFP100 symbol definitions
		Section 5.3: eTQFP144 package information
		Updated Figure 55: eTQFP144 package outline
		Added Figure 56: eTQFP144 section A-A
		Added Figure 57: eTQFP144 section B-B
		<i>Table 69: eTQFP144 package mechanical data</i> : updated table, notes content and numbering.
		Moved notes to new section <i>Section 5.3.1: Package mechanical drawings and data information</i> :
		Added Figure 58: eTQFP144 leadframe pad design
		Added Table 70: eTQFP144 symbol definitions
		Section 5.4: eLQFP176 package information:
		Updated Figure 59: eLQFP176 package outline
		Added Figure 60: eLQFP176 section A-A
		Added Figure 61: eLQFP176 section B-B
16-Jun-2020	6 (cont'd)	<i>Table 71: eLQFP176 package mechanical data</i> : updated table, notes and numbering.
		Moved notes to new section <i>Section 5.4.1: Package mechanical drawings and data information</i>
		Added Figure 62: eLQFP176 leadframe pad design
		Added Table 72: eLQFP176 symbol definitions
		Section 5.5: FPBGA292 package information
		Updated Figure 63: FPBGA292 package outline
		Table 73: FPBGA292 package mechanical data: updated table and notes.
		Moved notes to new section <i>Section 5.5.1: Package mechanical drawings and data information</i>
		Section 5.6: Package thermal characteristics
		Table 74: Thermal characteristics for 64 exposed pad eTQFP package: updated
		values for $R_{\theta JA}$, $R_{\theta JB}$, $R_{\theta JCtop}$ and Ψ_{JT} .
		<i>Table 75: Thermal characteristics for 100 exposed pad eTQFP package</i> : updated values.
		Table 76: Thermal characteristics for 144 exposed pad eTQFP package: updated
		values.
		Table 77: Thermal characteristics for 176 exposed pad LQFP package.
		$-R_{\theta JA,}R_{\theta JCtop,}R_{\theta JB,}R_{\theta JCbottom}$ updated value.
		– Ψ_{JT} updated Conditions and value. Section 5.6.5: FPBGA292: updated package name.
		<i>Table 78: Thermal characteristics for 292-pin FPBGA</i> : updated values.
		rabie 70. mermai unaraciensilos iur 232-pint r DOA. upualeu values.



Date	Revision	Changes
		Chapter 6: Ordering information
16-Jun-2020	6 (cont'd)	Updated Figure 64: Commercial product scheme
		Table 79: Code Flash Options FOTA (KByte)
		- Renamed the Table to Code Flash Options FOTA (KByte)
		 Updated partition for start addresses 0x00FC0000, 0x00FC4000, 0x00FC8000 and 0x00FCC000
		Added Table 80: Code Flash Options contiguous (KByte)
		The following are the changes in this version of the Datasheet:
		Chapter 5: Package information
		Table 65: eTQFP64 package mechanical data:
		 Updated values of min dimension for D3 and E3 to 5.9.
		 Updated value for ddd to 0.07.
31-Jul-2020	7	
		Chapter 6: Ordering information
		<i>Table 79: Code Flash Options FOTA (KByte)</i> : Added note, "The user must use this mapping without mixing it with the Contiguous one in Table 80" to SPC58xC74 (3M) and SPC58xC70 (2M).
		<i>Table 80: Code Flash Options contiguous (KByte)</i> : Added note, "The user must use this mapping without mixing it with the FOTA one in Table 79" to SPC58xC74 (3M) and SPC58xC70 (2M).
	8	The following are the changes in this version of the Datasheet:
		Section 4.16: Flash
		Table 41: Flash memory program and erase specifications
		Program rate symbol "tprr" is changed to "ttr"
		Chapter 5: Package information
07-May-2021		Table 65: eTQFP64 package mechanical data:
0. may 2021		– Updated values of min dimension for D3 and E3 to 5.25.
		– Updated values of max dimension for D2 and E2 to 6.93.
		 Updated value for ddd to 0.08.
		Figure 51: eTQFP100 package outline: updated.
		Section 5.2.1: Package mechanical drawings and data information:
		– Added note <i>19.</i>

Table 82. Document revision history (continued)



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Product is not to be used following exposure greater than or equal to 50 KRAD silicon Total Ionizing Dose, for military applications, or for commercial space applications at altitudes above 50000 feet.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved



DS11620 Rev 8