

# MOSFET – Dual, N-Channel, POWERTRENCH®

20 V, 2.1 A, 550 m $\Omega$ 

# **FDG6317NZ**

# **General Description**

This dual N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC-DC converters using either synchronous or conventional switching PWM controllers. It has been optimized use in small switching regulators, providing an extremely low  $R_{DS(ON)}$  and gate charge (QG) in a small package.

#### **Features**

- 0.7 A, 20 V
  - $R_{DS(ON)} = 400 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
  - $R_{DS(ON)} = 550 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- Gate-Source Zener for ESD Ruggedness
- Low Gate Charge
- High Performance Trench Technology for Extremely Low R<sub>DS(ON)</sub>
- Compact Industry Standard SC70-6 Surface Mount Package
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**


- DC-DC Converter
- Power Management
- Load Switch

#### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage	20	V
V <sub>GSS</sub>	Gate-Source Voltage	±12	V
I <sub>D</sub>	Drain Current: Continuous (Note1) Pulsed	0.7 2.1	Α
P <sub>D</sub>	Power Dissipation for Single Operation	0.3	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# V<sub>DSS</sub> R<sub>DS(ON)</sub> MAX I<sub>D</sub> MAX 20 V 550 mΩ 2.1 A



SC70-6 CASE 419B



# **MARKING DIAGRAM**

&E&E&E& &Y &.67&G

&Y &.67&G = Data Code

= Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 4 of this data sheet.

#### THERMAL CHARACTERISTICS

S	Symbol	Parameter	FDG6317NZ	Unit
	$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, (Note 1)	415	°C/W

R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θJA</sub> is determined by the user's board design. R<sub>θJA</sub> = 415°C/W when mounted on a minimum pad.

# FDG6317NZ

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHARACT	ERISTICS		•	•	ı	
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20	-	_	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C	-	13	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V	_	-	1	μА
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>GS</sub> = ±12 V, V <sub>DS</sub> = 0 V	-	-	±10	μА
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>GS</sub> = ±4.5 V, V <sub>DS</sub> = 0 V			±1	μΑ
ON CHARACTE	RISTICS					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.6	1.2	1.5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, Referenced to 25°C	_	-2		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 0.7 \text{ A}$ $V_{GS} = 2.5 \text{ V}, I_D = 0.6 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 0.7 \text{ A}, T_J = 125^{\circ}\text{C}$		300 450 390	400 550 560	mΩ
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 0 V	1			Α
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 5 A	-	1.8	_	S
DYNAMIC CHAI	RACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	_	66.5	_	pF
C <sub>oss</sub>	Output Capacitance		_	19	_	pF
C <sub>rss(eff.)</sub>	Reverse Transfer Capacitance		_	10	_	pF
$R_{G}$	Gate Resistance	V <sub>GS</sub> = 15 mV, f = 1.0 MHz	-	5.8	_	Ω
SWITCHING CH	IARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 10 V, I <sub>D</sub> = 1 A,	_	5.5	11	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{\rm GS}$ = 4.5 V, $R_{\rm GEN}$ = 6 $\Omega$	_	7	15	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		_	7.5	15	ns
t <sub>f</sub>	Turn-Off Fall Time		_	2.5	5	ns
Qg	Total Gate Charge	$V_{DS} = 10 \text{ V}, I_D = 0.7 \text{ A},$		0.76	1.1	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 4.5 \text{ V},$		0.18		nC
Q <sub>gd</sub>	Gate-Drain Charge			0.20		nC
DRAIN-SOURC	E DIODE CHARACTERISTICS AND M	AXIMUM RATINGS				
I <sub>S</sub>	Maximum Continuous Source to Drain	Diode Forward Current	_	-	0.25	Α
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 0.25 A (Note 2)	-	0.8	1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = 0.7 \text{ A}, dI_F/dt = 100 \text{ A/}\mu\text{s}$	_	8.3	_	nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge	1	_	1.2	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width < 300 µs, Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

#### FDG6317NZ

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On–Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

### FDG6317NZ

# TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve


# PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping <sup>†</sup>
FDG6317NZ	.67	SC70-6 (Pb-free)	7"	8 mm	3000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>.


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





**DATE 11 DEC 2012** 





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRU-SIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.

- SIONS, OH GAILE BURHS SHALL NOT EXCEED 0.20 PEH END.
  DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF
  THE PLASTIC BODY AND DATUM H.
  DATUMS A AND B ARE DETERMINED AT DATUM H.
  DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE
  LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MIL	LIMETE	ERS	INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.10			0.043
A1	0.00		0.10	0.000		0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
е		0.65 BS	С	0	.026 BS	С
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15 BSC			0.006 BSC		
aaa	0.15			0.006		
bbb	0.30			0.012		
ccc		0.10		0.004		
ddd	0.10			0.004		

# **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code


= Date Code\*

= Pb-Free Package

(Note: Microdot may be in either location)

- \*Date Code orientation and/or position may vary depending upon manufacturing location.
- \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

**DATE 11 DEC 2012** 

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13: PIN 1. ANODE 2. N/C 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 14: PIN 1. VREF 2. GND 3. GND 4. IOUT 5. VEN 6. VCC	STYLE 15: PIN 1. ANODE 1 2. ANODE 2 3. ANODE 3 4. CATHODE 3 5. CATHODE 2 6. CATHODE 1	STYLE 16: PIN 1. BASE 1 2. EMITTER 2 3. COLLECTOR 2 4. BASE 2 5. EMITTER 1 6. COLLECTOR 1	STYLE 17: PIN 1. BASE 1 2. EMITTER 1 3. COLLECTOR 2 4. BASE 2 5. EMITTER 2 6. COLLECTOR 1	STYLE 18: PIN 1. VIN1 2. VCC 3. VOUT2 4. VIN2 5. GND 6. VOUT1
STYLE 19: PIN 1. I OUT 2. GND 3. GND 4. V CC 5. V EN 6. V REF	STYLE 20: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 21: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. N/C 6. CATHODE 1	STYLE 22: PIN 1. D1 (i) 2. GND 3. D2 (i) 4. D2 (c) 5. VBUS 6. D1 (c)	STYLE 23: PIN 1. Vn 2. CH1 3. Vp 4. N/C 5. CH2 6. N/C	STYLE 24: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 25: PIN 1. BASE 1 2. CATHODE 3. COLLECTOR 2 4. BASE 2 5. EMITTER 6. COLLECTOR 1	STYLE 26: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	STYLE 27: PIN 1. BASE 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. EMITTER 2 6. COLLECTOR 2	STYLE 28: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 29: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE/ANODE 6. CATHODE	STYLE 30: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales