

# **CY28RS480**

TPRESS <u>Entertainment of the CY28RS480</u><br>Clock Generator for ATI<sup>®</sup> RS480 Chipset

### **Features**

- **Supports AMD<sup>®</sup> CPU**
- **ï 200-MHz differential CPU clock pairs**
- **ï 100-MHz differential SRC clocks**
- **ï 48-MHz USB clock**
- **ï 33-MHz PCI clock**
- **ï 66-MHz HyperTransport clock**
- **ï I2C support with readback capabilities**
- **ï Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction**
- **ï 3.3V power supply**
- **ï 56-pin SSOP and TSSOP packages**







# **Pin Description**





## **Serial Data Interface**

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initializes to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface cannot be used during system operation for power management functions.

## **Data Protocol**

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *Table 1*.

The block write and block read protocol is outlined in *Table 2* while *Table 3* outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

#### **Table 1. Command Code Definition**

<b>Bit</b>	<b>Description</b>
	$ 0 $ = Block read or block write operation, 1 = Byte read or byte write operation
(6:5)	Chip select address, set to '00' to access device
(4:0)	Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '00000'

**Table 2. Block Read and Block Write Protocol**



#### **Table 3. Byte Read and Byte Write Protocol**





## **Table 3. Byte Read and Byte Write Protocol** (continued)



# **Control Registers**

## **Byte 0:Control Register 0**



### **Byte 1: Control Register 1**





# **Byte 2: Control Register 2**



## **Byte 3: Control Register 3**



## **Byte 4: Control Register 4**





# **Byte 4: Control Register 4** (continued)



## **Byte 5: Control Register 5**



### **Byte 6: Control Register 6**



### **Byte 7: Vendor ID**





#### **Table 4. Crystal Recommendations**



### **Crystal Recommendations**

The CY28RS480 requires a Parallel Resonance Crystal. Substituting a series resonance crystal will cause the CY28RS480 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

## **Crystal Loading**

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL).

*Figure 1* shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal not parallel. It's a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capacitance of the crystal. This is not true.



**Figure 1. Crystal Capacitive Clarification**

#### **Calculating Load Capacitors**

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.



**Figure 2. Crystal Loading Example**

As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This mean the total capacitance on each side of the crystal must be twice the specified load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitance loading on both sides.

Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2.

**Load Capacitance (each side)**

$$
Ce = 2 \cdot CL - (Cs + Ci)
$$

#### **Total Capacitance (as seen by the crystal)**

$$
CLe = \frac{1}{\left(\frac{1}{Ce1 + Cs1 + Ci1} + \frac{1}{Ce2 + Cs2 + Ci2}\right)}
$$





### **CLK\_REQ[0:1]# Description**

The CLKREQ#[1:0] signals are active low input used for clean stopping and starting selected SRC outputs. The outputs controlled by CLKREQ#[1:0] are determined by the settings in register bytes 4 and 5. The CLKREQ# signal is a debounced signal in that its state must remain unchanged during two consecutive rising edges of DIFC to be recognized as a valid assertion or deassertion. (The assertion and deassertion of this signal is absolutely asynchronous.)

#### **CLK\_REQ[0:1]# Deassertion [Low to High Transition]**

The impact of deasserting the CLKREQ#[1:0] pins is all DIF outputs that are set in the control registers to stoppable via assertion of CLKREQ#[1:0] are to be stopped after their next transition. When the control register CLKREQ# drive mode bit is programmed to '0', the final state of all stopped SRC signals

is SRCT clock = High and SRCC = Low. There is to be no change to the output drive current values, SRCT will be driven high with a current value equal 6 x Iref,. When the control register CLKREQ# drive mode bit is programmed to '1', the final state of all stopped DIF signals is low, both SRCT clock and SRCC clock outputs will not be driven.

#### **CLK\_REQ[0:1]# Assertion [High to Low Transition]**

All differential outputs that were stopped are to resume normal operation in a glitch free manner. The maximum latency from the Assertion to active outputs is between 2–6 SRC clock periods (2 clocks are shown) with all SRC outputs resuming simultaneously. If the CLKREQ# drive mode bit is programmed to '1' three-state), the all stopped SRC outputs must be driven high within 10 ns of CLKREQ#[1:0] Assertion to a voltage greater than 200 mV.



**Figure 3. CLK\_REQ#[0:1] Assertion/Deassertion Waveform**



## **Absolute Maximum Conditions**



# **DC Electrical Specifications**



# **AC Electrical Specifications**





# **AC Electrical Specifications** (continued)





# **AC Electrical Specifications** (continued)





## **Test and Measurement Set-up**

#### **For PCI Single-ended Signals and Reference**

The following diagram shows the test load configurations for the single-ended PCI, USB, and REF output signals.



**Figure 4. Single-ended Load Configuration**

#### **For Differential CPU and SRC Output Signals**

The following diagram shows the test load configuration for the differential SRC outputs.



#### **Figure 5. 0.7V Load Configuration**



**Figure 6. Single-ended Output Signals (for AC Parameters Measurement)**







## **Ordering Information**



# **Package Drawing and Dimensions**







## **Package Drawing and Dimensions (continued)**



Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips <sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. ATI is a registered trademark of ATI Technologies Inc. HyperTransport is a trademark of the HyperTransport Technology Consortium. Intel and Pentium are registered trademarks of Intel Corporation. AMD is a registered trademark of Advanced Micro Devices, Inc. All product and company names mentioned in this document are the trademarks of their respective holders.

#### Document #: 38-07638 Rev. \*C **Page 14 of 15**

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its<br>products for use as critical c products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

