

# 2.5 V/3.3 V, 1-Bit, 2-Port Level Translator Bus Switch in SOT-66

**ADG3241** 

#### **FEATURES**

225 ps propagation delay through the switch 4.5 Ω switch connection between ports Data rate 1.5 Gbps 2.5 V/3.3 V supply operation Selectable level shifting/translation Level translation

3.3 V to 2.5 V

3.3 V to 1.8 V

2.5 V to 1.8 V

Small signal bandwidth 770 MHz Tiny 6-lead SC70 package and 6-lead SOT-66 package

#### **APPLICATIONS**

3.3 V to 1.8 V voltage translation
3.3 V to 2.5 V voltage translation
2.5 V to 1.8 V voltage translation
Bus switching
Bus isolation
Hot swap
Hot plug
Analog switch applications


#### **GENERAL DESCRIPTION**

The ADG3241 is a 2.5 V or 3.3 V single digital switch. It is designed on a low voltage CMOS process that provides low power dissipation yet gives high switching speed and very low on resistance. This allows the input to be connected to the output without additional propagation delay or generating additional ground bounce noise.

The switch is enabled by means of the bus enable  $(\overline{BE})$  input signal. This digital switch allows a bidirectional signal to be switched when on. In the off condition, signal levels up to the supplies are blocked.

This device is ideal for applications requiring level translation. When operated from a 3.3 V supply, level translation from 3.3 V inputs to 2.5 V outputs is allowed. Similarly, if the device is operated from a 2.5 V supply and 2.5 V inputs are applied, the device translates the outputs to 1.8 V. In addition to this, a level

#### FUNCTIONAL BLOCK DIAGRAM



translating select pin ( $\overline{SEL}$ ) is included. When  $\overline{SEL}$  is low,  $V_{CC}$  is reduced internally, allowing for level translation between 3.3 V inputs and 1.8 V outputs. This makes the device suited to applications requiring level translation between different supplies, such as converter to DSP/microcontroller interfacing.

#### **PRODUCT HIGHLIGHTS**

- 1. 3.3 V or 2.5 V supply operation.
- 2. Extremely low propagation delay through switch.
- 3. 4.5  $\Omega$  switches connect inputs to outputs.
- 4. Level and voltage translation.
- 5. Tiny, SC70 package and SOT-66 package.

# **ADG3241\* Product Page Quick Links**

Last Content Update: 11/01/2016

### Comparable Parts <a> □</a>

View a parametric search of comparable parts

### Documentation <a>□</a>

#### **Data Sheet**

 ADG3241: 2.5 V/3.3 V, 1-Bit, 2-Port Level Translator Bus Switch in SOT-66 Data Sheet

### Reference Materials

#### **Product Selection Guide**

• Switches and Multiplexers Product Selection Guide

#### **Technical Articles**

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects

# Design Resources -

- ADG3241 Material Declaration
- · PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

### Discussions <a>□</a>

View all ADG3241 EngineerZone Discussions

### Sample and Buy 🖳

Visit the product page to see pricing options

# Technical Support -

Submit a technical question or find your regional support number

<sup>\*</sup> This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

# **TABLE OF CONTENTS**

Features	Timing Measurement Information
Applications	Bus Switch Applications
Functional Block Diagram	Mixed Voltage Operation, Level Translation 12
General Description	3.3 V to 2.5 V Translation
Product Highlights	2.5 V to 1.8 V Translation
Revision History	3.3 V to 1.8 V Translation
Specifications	Bus Isolation
Absolute Maximum Ratings	Hot Plug and Hot Swap Isolation
ESD Caution	Analog Switching
Pin Configuration and Function Descriptions5	High Impedance During Power-Up/Power-Down
Typical Performance Characteristics	Outline Dimensions
Terminology	Ordering Guide
REVISION HISTORY	
5/06 — Rev. A to Rev. B	Changes to Absolute Maximum Ratings3
Updated FormatUniversal	Changes to Pin Configurations4
Changes to Table 4	Changes to Ordering Guide
Changes to Ordering Guide	Updated Outline Dimensions
10/04 — Rev. 0 to Rev. A.	7/03—Revision 0: Initial Version
Changes to Features	
Changes to Specifications	

### **SPECIFICATIONS**

 $V_{CC}$  = 2.3 V to 3.6 V, GND = 0 V, all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 1.

				B Version	1	
Parameter	Symbol	Conditions	Min	Typ <sup>2</sup>	Max	Unit
DC ELECTRICAL CHARACTERISTICS						
Input High Voltage	$V_{INH}$	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0			V
	V <sub>INH</sub>	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			V
Input Low Voltage	V <sub>INL</sub>	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			8.0	V
	V <sub>INL</sub>	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			0.7	V
Input Leakage Current	l <sub>l</sub>			±0.01	±1	μΑ
Off State Leakage Current	loz	$0 \le A, B \le V_{CC}$		±0.01	±1	μΑ
On State Leakage Current		$0 \le A, B \le V_{CC}$		±0.01	±1	μΑ
Maximum Pass Voltage	V <sub>P</sub>	$V_A/V_B = V_{CC} = \overline{SEL} = 3.3 \text{ V, } I_O = -5  \mu\text{A}$	2.2	2.5	2.7	V
		$V_A/V_B = V_{CC} = \overline{SEL} = 2.5 \text{ V, } I_O = -5  \mu\text{A}$	1.5	1.8	2.1	V
		$V_A/V_B = V_{CC} = 3.3 \text{ V}, \overline{SEL} = 0 \text{ V}, I_0 = -5 \mu\text{A}$	1.5	1.8	2.1	٧
CAPACITANCE <sup>3</sup>						
A Port Off Capacitance	C <sub>A</sub> OFF	f = 1 MHz		3.5		рF
B Port Off Capacitance	C <sub>B</sub> OFF	f = 1 MHz		3.5		pF
A, B Port On Capacitance	C <sub>A</sub> , C <sub>B</sub> ON	f = 1 MHz		7		pF
Control Input Capacitance	C <sub>IN</sub>	f = 1 MHz		4		pF
SWITCHING CHARACTERISTICS <sup>3</sup>						
Propagation Delay A to B or B to A, $t_{PD}^4$	t <sub>PHL</sub> , t <sub>PLH</sub>	$C_L = 50 \text{ pF}, V_{CC} = \overline{SEL} = 3 \text{ V}$			0.225	ns
Bus Enable Time BE to A or B <sup>5</sup>	t <sub>PZH</sub> , t <sub>PZL</sub>	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } \overline{\text{SEL}} = V_{CC}$	1	3.2	4.6	ns
Bus Disable Time BE to A or B⁵	t <sub>PHZ</sub> , t <sub>PLZ</sub>	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}; \overline{\text{SEL}} = V_{CC}$	1	3	4	ns
Bus Enable Time BE to A or B <sup>5</sup>	t <sub>PZH</sub> , t <sub>PZL</sub>	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}; \overline{SEL} = 0 \text{ V}$	1	3	4	ns
Bus Disable Time BE to A or B⁵	t <sub>PHZ</sub> , t <sub>PLZ</sub>	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}; \overline{\text{SEL}} = 0 \text{ V}$	1	2.5	3.8	ns
Bus Enable Time BE to A or B⁵	t <sub>PZH</sub> , t <sub>PZL</sub>	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}; \overline{\text{SEL}} = V_{CC}$	1	3	4	ns
Bus Disable Time BE to A or B⁵	t <sub>PHZ</sub> , t <sub>PLZ</sub>	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}; \overline{\text{SEL}} = V_{CC}$	1	2.5	3.4	ns
Maximum Data Rate		$V_{CC} = \overline{SEL} = 3.3 \text{ V; } V_A/V_B = 2 \text{ V}$		1.5		Gbps
Channel Jitter		$V_{CC} = \overline{SEL} = 3.3 \text{ V}; V_A/V_B = 2 \text{ V}$		45		ps p-p
DIGITAL SWITCH		,				<u> </u>
On Resistance	Ron	$V_{CC} = 3 \text{ V}, \overline{\text{SEL}} = V_{CC}, V_A = 0 \text{ V}, I_{BA} = 8 \text{ mA}$		4.5	8	Ω
		$V_{CC} = 3 \text{ V}, \overline{\text{SEL}} = V_{CC}, V_A = 1.7 \text{ V}, I_{BA} = 8 \text{ mA}$		12	28	Ω
		$V_{CC} = 2.3 \text{ V}, \overline{\text{SEL}} = V_{CC}, V_A = 0 \text{ V}, I_{BA} = 8 \text{ mA}$		5	9	Ω
		$V_{CC} = 2.3 \text{ V}, \overline{\text{SEL}} = V_{CC}, V_A = 1 \text{ V}, I_{BA} = 8 \text{ mA}$		9	18	Ω
		$V_{CC} = 3 \text{ V}, \overline{\text{SEL}} = 0 \text{ V}, V_A = 0 \text{ V}, I_{BA} = 8 \text{ mA}$		5	8	Ω
		$V_{CC} = 3 \text{ V, } \overline{\text{SEL}} = 0 \text{ V, V}_{A} = 1 \text{ V, I}_{BA} = 8 \text{ mA}$		12	Ü	Ω
POWER REQUIREMENTS		122 2 1,022 0 1,1% 1 1,10% 0 1111				
V <sub>CC</sub>			2.3		3.6	V
Quiescent Power Supply Current	Icc	Digital Inputs = $0 \text{ V}$ or $V_{CC}$ ; $\overline{SEL} = V_{CC}$		0.01	1	μΑ
		Digital Inputs = $0 \text{ V or V}_{CC}$ ; $\overline{\text{SEL}} = 0 \text{ V}$		0.1	0.2	mA
Increase in Icc per Input <sup>6</sup>	ΔΙες	$V_{CC} = 3.6 \text{ V}, \overline{BE} = 3.0 \text{ V}; \overline{SEL} = V_{CC}$		0.15	8	uA
merease in ice per input	<u>مارر</u>	V(( - 3.0 V, DL - 3.0 V, JLL - V((		0.13	-	μ/1

 $<sup>^{1}</sup>$  Temperature range is as follows: B Version:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>2</sup> Typical values are at 25°C, unless otherwise stated.

<sup>&</sup>lt;sup>3</sup> Guaranteed by design, not subject to production test.

<sup>&</sup>lt;sup>4</sup> The digital switch contributes no propagation delay other than the RC delay of the typical R<sub>ON</sub> of the switch and the load capacitance when driven by an ideal voltage source. Since the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the digital switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

<sup>&</sup>lt;sup>5</sup> See Timing Measurement Information section.

<sup>&</sup>lt;sup>6</sup> This current applies to the Control Pin BE only. The A and B ports contribute no significant ac or dc currents as they transition.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 2.

1 4010 2.	
Parameter	Rating
V <sub>cc</sub> to GND	-0.5 V to +4.6 V
Digital Inputs to GND	−0.5 V to +4.6 V
DC Input Voltage	-0.5 V to +4.6 V
DC Output Current	25 mA per channel
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150℃
SC70 Package	
$\theta_{JA}$ Thermal Impedance	332°C/W
SOT-66 Package	
$\theta_{JA}$ Thermal Impedance	191°C/W (4-layer board)
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature	235°C
(<20 sec)	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS






Figure 3. 6-Lead SOT-66

**Table 3. Pin Function Descriptions** 

Pin No.				
SC70	SOT-66	Mnemonic	Description	
1	6	BE	Bus Enable (Active Low)	
2	4	GND	Ground Reference	
3	3	Α	Port A, Input or Output	
4	5	В	Port B, Input or Output	
5	1	Vcc	Positive Power Supply Voltage	
6	2	SEL	Level Translation Select	

#### **Table 4. Truth Table**

BE	SEL <sup>1</sup>	Function
L	L	A = B, 3.3 V to 1.8 V level shifting
L	Н	A = B, 3.3 V to 2.5 V/2.5 V to 1.8 V level shifting
Н	X	Disconnect

 $<sup>^{1}</sup>$  SEL = 0 V only when  $V_{DD}$  = 3.3 V  $\pm$  10%.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance vs. Input Voltage




Figure 5. On Resistance vs. Input Voltage




Figure 7. On Resistance vs. Input Voltage for Different Temperatures







Figure 8. On Resistance vs. Input Voltage for Different Temperatures










Figure 22. Eye Pattern; 1.5 Gbps,  $V_{CC} = 3.3 V$ , PRBS 31




Figure 23. Eye Pattern; 1.244 Gbps,  $V_{CC} = 2.5 V$ , PRBS 31

04221-023

### **TERMINOLOGY**

 $\mathbf{V}_{CC}$ 

Positive power supply voltage.

**GND** 

Ground (0 V) reference.

 $V_{INH}$ 

Minimum input voltage for Logic 1.

 $\mathbf{V}_{\mathsf{INI}}$ 

Maximum input voltage for Logic 0.

 $\mathbf{I}_{\mathrm{I}}$ 

Input leakage current at the control inputs.

Ioz

Off state leakage current. It is the maximum leakage current at the switch pin in the off state.

Ior

On state leakage current. It is the maximum leakage current at the switch pin in the on state.

 $V_P$ 

Maximum pass voltage. The maximum pass voltage relates to the clamped output voltage of an NMOS device when the switch input voltage is equal to the supply voltage.

#### RON

Ohmic resistance offered by a switch in the on state. It is measured at a given voltage by forcing a specified amount of current through the switch.

#### C<sub>x</sub> OFF

Off switch capacitance.

#### C<sub>x</sub> ON

On switch capacitance.

#### $C_{IN}$

Control input capacitance. This consists of BE and SEL.

#### $I_{CC}$

Quiescent power supply current. This current represents the leakage current between the  $V_{\rm CC}$  and ground pins. It is measured when all control inputs are at a logic high or low level and the switches are off.

#### $\Delta I_{CC}$

Extra power supply current component for the  $\overline{BE}$  control input when the input is not driven at the supplies.

#### tplh, tphl

Data propagation delay through the switch in the on state. Propagation delay is related to the RC time constant  $R_{\rm ON} \times C_L$ , where  $C_L$  is the load capacitance.

#### $t_{PZH}$ , $t_{PZL}$

Bus enable times. These are the times taken to cross the  $V_T$  voltage at the switch output when the switch turns on in response to the control signal,  $\overline{BE}$ .

#### tphz, tplz

Bus disable times. These are the times taken to place the switch in the high impedance off state in response to the control signal. It is measured as the time taken for the output voltage to change by  $V_{\Delta}$  from the original quiescent level, with reference to the logic level transition at the control input. Refer to Figure 26 for enable and disable times.

#### Max Data Rate

Maximum rate at which data can be passed through the switch.


#### **Channel Jitter**

Peak-to-peak value of the sum of the deterministic and random jitter of the switch channel.

### TIMING MEASUREMENT INFORMATION

For the following load circuit and waveforms, the notation that is used is  $V_{\rm IN}$  and  $V_{\rm OUT}$  where

$$V_{IN} = V_A$$
 and  $V_{OUT} = V_B$  or  $V_{IN} = V_B$  and  $V_{OUT} = V_A$ 



#### NOTES

- 1. PULSE GENERATOR FOR ALL PULSES:  $t_R \le 2.5 \, \text{ns}, t_F \le 2.5 \, \text{ns},$  FREQUENCY  $\le 10 \, \text{MHz}.$
- 2. C<sub>L</sub> INCLUDES BOARD, STRAY, AND LOAD CAPACITANCES.
  3. R<sub>T</sub> ISTHE TERMINATION RESISTOR, SHOULD BE EQUAL TO Z<sub>OUT</sub>
  OF THE PULSE GENERATOR.

Figure 24. Load Circuit




Figure 25. Propagation Delay




Figure 26. Enable and Disable Times

#### **Table 5. Switch Position**

Test	<b>S1</b>
t <sub>PLZ</sub> , t <sub>PZL</sub>	2 × V <sub>CC</sub>
t <sub>PHZ</sub> , t <sub>PZH</sub>	GND

**Table 6. Test Conditions** 

Symbol	$V_{cc} = 3.3 V \pm 0.3 V (\overline{SEL} = V_{cc})$	$V_{cc} = 2.5 V \pm 0.2 V (\overline{SEL} = V_{cc})$	$V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V} (\overline{\text{SEL}} = 0 \text{ V})$	Unit
$R_L$	500	500	500	Ω
$V_{\Delta}$	300	150	150	mV
$C_L$	50	30	30	pF
$V_T$	1.5	0.9	0.9	V

04221-024

### **BUS SWITCH APPLICATIONS**

# MIXED VOLTAGE OPERATION, LEVEL TRANSLATION

Bus switches can provide an ideal solution for interfacing between mixed voltage systems. The ADG3241 is suitable for applications where voltage translation from 3.3 V technology to a lower voltage technology is needed. This device can translate from 3.3 V to 1.8 V, from 2.5 V to 1.8 V, or bidirectionally from 3.3 V directly to 2.5 V.

Figure 27 shows a block diagram of a typical application in which a user needs to interface between a 3.3 V ADC and a 2.5 V microprocessor. The microprocessor may not have 3.3 V tolerant inputs, therefore placing the ADG3241 between the two devices allows the devices to communicate easily. The bus switch directly connects the two blocks, thus introducing minimal propagation delay, timing skew, or noise.




Figure 27. Level Translation Between a 3.3 V ADC and a 2.5 V Microprocessor

#### **3.3 V TO 2.5 V TRANSLATION**

When  $V_{CC}$  is 3.3 V ( $\overline{SEL}$  = 3.3 V) and the input signal range is 0 V to  $V_{CC}$ , the maximum output signal will be clamped to within a voltage threshold below the  $V_{CC}$  supply.




Figure 28. 3.3 V to 2.5 V Voltage Translation,  $\overline{SEL} = V_{CC}$ 

In this case, the output is limited to 2.5 V, as shown in Figure 29. This device can be used for translation from 2.5 V to 3.3 V devices and also between two 3.3 V devices.




Figure 29. 3.3 V to 2.5 V Voltage Translation,  $\overline{SEL} = V_{CC}$ 

#### 2.5 V TO 1.8 V TRANSLATION

When  $V_{CC}$  is 2.5 V ( $\overline{SEL}$  = 2.5 V) and the input signal range is 0 V to  $V_{CC}$ , the maximum output signal is, as before, clamped to within a voltage threshold below the  $V_{CC}$  supply. In this case, the output is limited to approximately 1.8 V, as shown in Figure 31.




Figure 30. 2.5 V to 1.8 V Voltage Translation,  $\overline{SEL} = 2.5 V_{CC}$ 




Figure 31. 2.5 V to 1.8 V Voltage Translation,  $\overline{SEL} = V_{CC}$ 

#### 3.3 V TO 1.8 V TRANSLATION

The ADG3241 offers the option of interfacing between a 3.3 V device and a 1.8 V device. This is possible through the use of the  $\overline{SEL}$  pin. The  $\overline{SEL}$  pin is an active low control pin.  $\overline{SEL}$  activates internal circuitry in the ADG3241 that allows voltage translation between 3.3 V devices and 1.8 V devices.




Figure 32. 3.3 V to 1.8 V Voltage Translation,  $\overline{SEL} = 0 \text{ V}$ 

When  $V_{\rm CC}$  is 3.3 V and the input signal range is 0 V to  $V_{\rm CC}$ , the maximum output signal is clamped to 1.8 V, as shown in Figure 32. To do this, the  $\overline{\rm SEL}$  pin must be tied to Logic 0. If  $\overline{\rm SEL}$  is unused, it should be tied directly to  $V_{\rm CC}$ .




Figure 33. 3.3 V to 1.8 V Voltage Translation,  $\overline{SEL} = 0 \text{ V}$ 

#### **BUS ISOLATION**

A common requirement of bus architectures is low capacitance loading of the bus. Such systems require bus bridge devices that extend the number of loads on the bus without exceeding the specifications. Because the ADG3241 is designed specifically for applications that do not need drive yet require simple logic functions, it solves this requirement. The device isolates access to the bus, thus minimizing capacitance loading.




Figure 34. Location of Bus Switched in a Bus Isolation Application

#### HOT PLUG AND HOT SWAP ISOLATION

The ADG3241 is suitable for hot swap and hot plug applications. The output signal of the ADG3241 is limited to a voltage that is below the  $V_{\rm CC}$  supply, as shown in Figure 29, Figure 31, and Figure 33. Therefore the switch acts like a buffer to take the impact from hot insertion, protecting vital and expensive chipsets from damage.

In hot plug applications, the system cannot be shut down when new hardware is being added. To overcome this, a bus switch can be positioned on the backplane between the bus devices and the hot plug connectors. The bus switch is turned off during hot plug. Figure 35 shows a typical example of this type of application.




Figure 35. ADG3241 in a Hot Plug Application

There are many systems, such as docking stations, PCI boards for servers, and line cards for telecommunications switches, that require the ability to handle hot swapping. If the bus can be isolated prior to insertion or removal, there is more control over the hot swap event. This isolation can be achieved using bus switches. The bus switches are positioned on the hot swap card between the connector and the devices. During hot swap, the ground pin of the hot swap card must connect to the ground pin of the backplane before any other signal or power pins.

#### **ANALOG SWITCHING**


Bus switches can be used in many analog switching applications, such as video graphics. Bus switches can have lower on resistance, smaller on and off channel capacitance, and thus improved frequency performance over their analog counterparts.

The bus switch channel itself, consisting solely of an NMOS switch, limits the operating voltage (see Figure 4 for a typical plot), but in many cases this does not present an issue.

# HIGH IMPEDANCE DURING POWER-UP/POWER-DOWN

To ensure the high impedance state during power-up or power-down,  $\overline{BE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-203-AB

Figure 36. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6) Dimensions shown in millimeters




Figure 37. 6-Lead Small Outline Transistor Package [SOT-66] (RY-6-1) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
ADG3241BKS-REEL7	−40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	SKA
ADG3241BKS-500RL7	−40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	SKA
ADG3241BKSZ-500RL7 <sup>1</sup>	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	S19
ADG3241BKSZ-REEL7 <sup>1</sup>	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	S19
ADG3241BKSZ-REEL <sup>1</sup>	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	KS-6	S19
ADG3241BRYZ-REEL7 <sup>1</sup>	−40°C to +85°C	6-Lead Small Outline Transistor Package (SOT-66)	RY-6-1	00

 $<sup>^{1}</sup>$  Z = Pb-free part.

# **NOTES**

ADG3241				
---------	--	--	--	--

NOTES