

MP5094

Dual-Channel 12V/5V Current-Limit Switch with Output Over-Voltage Clamp in Small 3x3mm TSOT23-8 Package

DESCRIPTION

The MP5094 is a protection device designed to protect circuitry on the output from transients on the input. The MP5094 also protects the input from undesired shorts and transients coming from the output. The MP5094 is a small $R_{DS(ON)}$, low quiescent current, dual-channel, current-limited switch.

During start-up, the inrush current is limited by limiting the slew rate at the output. The slew rate is controlled by a capacitor at the SS pin.

The maximum load at the output is currentlimited. The magnitude of the current limit is fixed internally.

The output voltage is limited by an output overvoltage protection (OVP) function.

The MP5094 is available in a space-saving, 8-pin, TSOT23 (3mmx3mm) package.


FEATURES

- Integrated 5V, 12V Input Dual E-Fuse
- 24V 100ms Maximum Surge Input Voltage Tolerance for 12V Bus
- 16V 100ms Maximum Surge Input Voltage Tolerance for 5V Bus
- Integrated Dual-Channel Current-Limit Switch
- $50m\Omega/30m\Omega$ Low $R_{DS(ON)}$ for 12V Bus/5V Bus Current-Limit Switch
- 110µA Typical Low Quiescent Current for 12V Bus/5V Bus
- Adjustable Soft-Start Time
- Fixed 4A/2.95A Trip/Hold Current Limit for 12V Bus
- Fixed 3A/2.18A Trip/Hold Current Limit for 5V Bus
- Over-Current Protection (OCP) Hiccup
- Latch-Off Thermal Shutdown
- Available in a TSOT23-8 Package

APPLICATIONS

- Hard Disk Drives
- Solid-State Drives
- Hot Swap

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



MP5094 Rev. 1.0 3/15/2019 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.

TYPICAL APPLICATION



ORDERING INFORMATION

Part Number*	Package	Top Marking
MP5094GJ	TSOT23-8 (3mmx3mm)	See Below


* For Tape & Reel, add suffix -Z (e.g. MP5094GJ-Z).

TOP MARKING

|AYUY

AYU: Product code of MP5094GJ Y: Year code







PIN FUNCTIONS

Pin #	Name	Description
1	VCC1	Supply voltage of channel 1. The channel 1 typical input voltage is 12V. Use a ceramic capacitor to decouple the input rail. Connect VCC1 using a wide PCB trace.
2	SS1	Channel 1 soft-start pin. Connect a capacitor from SS1 to ground to set the soft-start time.
3	SS2	Channel 2 soft-start pin. Connect a capacitor from SS2 to ground to set the soft-start time.
4	VCC2	Supply voltage of channel 2. The channel 2 typical input voltage is 5V. Use a ceramic capacitor to decouple the input rail. Connect VCC2 using a wide PCB trace.
5	VOUT2	Output terminal of channel 2.
6	GND	System ground.
7	ĒN	Enable pin for channel 1 and channel 2. \overline{EN} is a digital input that turns the regulator on or off. Float \overline{EN} or drive \overline{EN} low to turn on the regulator. Drive \overline{EN} high to turn off the regulator.
8	VOUT1	Output terminal of the channel 1.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

VCC1, VOUT10.3V to 22V
Input voltage transient (Ch1 100ms) 24V
VCC2, VOUT20.3V to 15V
Input voltage transient (Ch2 100ms) 16V
All other pins0.3V to +5V
Junction temperature40°C to +150°C
Lead temperature
Continuous power dissipation $(T_A = +25^{\circ}C)^{(2)}$
TSOT23-8 (3mmx3mm)1.89W

Recommended Operating Conditions ⁽³⁾ Ch1 continuous supply voltage... 10.2V to 14.5V Ch2 continuous supply voltage...... 4.6V to 5.5V Operating junction temp. (T_J)....-40°C to +125°C

Thermal Resistance θ_{JA} θ_{JC} TSOT23-8EV5094-1-004 (4)6623 °C

EV5094-J-00A (4).	66	23°C/W
JESD51-7 ⁽⁵⁾	100	55°C/W

NOTES:

- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation of EV5094-J-00A board at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. Here, the max power of the TSOT23-8 is given by θ_{JA} on EV5094-J-00A.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on EV5094-J-00A, 2-layer PCB, 54mmx46mm.
- 5) The value of θ_{JA} given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7 and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

¹⁾ Exceeding these ratings may damage the device.



ELECTRICAL CHARACTERISTICS

 V_{IN1} = 12V, V_{IN2} = 5V, C_{OUT1} = C_{OUT2} = 10µF, T_{J} = -40°C + 125°C $^{(6)}$, typical value is tested at T_{J} = +25°C unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply Current						
		V _{EN} = low		110		μA
Quiescent current	IQ_CH1	V _{EN} = high		10		μA
	la aus	V _{EN} = low		110		μA
	Ід_сн2	V _{EN} = high		6.5		μA
Off-state leakage current	IOFF	V_{IN} = 14V, $V_{\overline{EN}}$ = 2V			1	μA
Power MOSFET						
	D	T _J = 25°C		50		mΩ
On resistance	Rds(ON)_CH1	T _J = 125°C			70	mΩ
On resistance		T _J = 25°C		30		mΩ
	Rds(on)_ch2	T _J = 125°C			50	mΩ
Turn-on delay ⁽⁷⁾	T _{delay_CH1}	$V_{EN} = 0V$ to Vo begins ramping up with a 3A load resistor		690		μs
	T _{delay_CH2}	$V_{EN} = 0V$ to Vo begins ramping up with a 2A load resistor		690		μs
Under-/Over-Voltage Protect	ion (UVP, OVP)					
Under-voltage lockout rising	VUVLO_CH1		9.2	9.7	10.2	V
threshold	VUVLO_CH2		4.1	4.4	4.6	V
UVLO hysteresis	VUVLOHYS_CH1			800		mV
UVEO Hysteresis	VUVLOHYS_CH2			1.7		V
Output over-voltage clamp voltage	Vovlo_ch1		14.5	15	15.5	V
	Vovlo_ch2		5.5	5.7	6.0	V
Output over-voltage response time (7)	tout_ov_ch1	C _{OUT} = 10μF, add a 30Ω load resistor, V _{IN1} = 12V to 18V/10μs		2		μs
	tout_ov_cн2	C_{OUT} = 10µF, add a 10 Ω load resistor, V _{IN2} = 5V to 7V/10µs		2		μs
Current Limit						
Current limit at normal operation	$I_{\text{Limit}_\text{NO}_\text{CH1}_\text{TRIP}}$		3.6	4	4.4	A
	ILimit_NO_CH2_TRIP		2.65	2.95	3.25	Α
	$I_{\text{Limit}SCCH1}$		2.7	3	3.3	Α
	$I_{\text{Limit}_\text{SC}_\text{CH2}_\text{Hold}}$		1.95	2.18	2.4	Α
Current limit response time (7)	tc∟_cн1			15		μs
	tc∟_cн₂			15		μs
Secondary current limit (7)	ILimitH_CH1			8		Α
	I _{LimitH_CH2}			8		А



ELECTRICAL CHARACTERISTICS *(continued)* $V_{IN1} = 12V$, $V_{IN2} = 5V$, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $T_J = -40^{\circ}$ C + 125°C ⁽⁶⁾, typical value is tested at $T_J = +25^{\circ}$ C unless otherwise noted.

			•		
$V_{\overline{EN}}$ _Falling					
$V_{\overline{\text{EN}}_\text{HYS}}$			250		mV
$R_{\overline{\text{EN}}_{PD}}$			280		KΩ
				•	
Iss_cH1		4	5.5	7	μA
I _{SS_CH2}		4	5.5	7	μA
		<u>.</u>			
T _{SD}			155		°C
	R _{EN_PD} Iss_ch1 Iss_ch2	R _{EN_PD} Iss_CH1 Iss_CH2	R _{EN_PD} 4 Iss_CH1 4 Iss_CH2 4	R _{EN_PD} 280 Iss_CH1 4 Iss_CH2 4	R _{EN_PD} 280 Iss_CH1 4 5.5 7 Iss_CH2 4 5.5 7

NOTES:


6) Not tested in production, guaranteed by over-temperature correlation.

7) Guaranteed by design and engineering sample characterization.



TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN1} = 12V, V_{IN2} = 5V, $V_{\overline{FN}}$ = float, T_A = 25°C, unless otherwise noted.





MP5094 Rev. 1.0 3/15/2019 www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.




 V_{IN1} = 12V, V_{IN2} = 5V, $V_{\overline{EN}}$ = float, T_A = 25°C, unless otherwise noted.










 V_{IN1} = 12V, V_{IN2} = 5V, $V_{\overline{\text{EN}}}$ = float, T_{A} = 25°C, unless otherwise noted.








Start-Up through Input Voltage (12V E-Fuse)













MP5094 Rev. 1.0 3/15/2019 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



 V_{IN1} = 12V, V_{IN2} = 5V, $V_{\overline{\text{EN}}}$ = float, T_{A} = 25°C, unless otherwise noted.





Shutdown through Input Voltage (5V E-Fuse) Iout2 = 0A




Shutdown through Input Voltage (5V E-Fuse)

10ms/div.










MP5094 Rev. 1.0 3/15/2019


www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.




 V_{IN1} = 12V, V_{IN2} = 5V, $V_{\overline{\text{EN}}}$ = float, T_{A} = 25°C, unless otherwise noted.




Start-Up through Enable (5V E-Fuse) I_{OUT2} = 2A





Start-Up through Enable (12V E-



Start-Up through Enable (5V E-Fuse) Ioutz = 0A, Coutz = 1000µF









MP5094 Rev. 1.0 3/15/2019 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.




 V_{IN1} = 12V, V_{IN2} = 5V, $\,V_{_{\overline{\text{EN}}}}$ = float, T_{A} = 25°C, unless otherwise noted.







Current Limit (12V E-Fuse) Increase Iout1 slowly




Current Limit (5V E-Fuse) Increase IOUT2 slowly






Short Circuit during Normal Operation (5V E-Fuse)




MP5094 Rev. 1.0 3/15/2019




 V_{IN1} = 12V, V_{IN2} = 5V, $\,V_{_{\overline{\text{EN}}}}$ = float, T_{A} = 25°C, unless otherwise noted.








Short Circuit before EN Start-Up (5V E-Fuse)



Output Over-Voltage Protection (5V E-Fuse)





BLOCK DIAGRAM




Figure 1: Functional Block Diagram





OPERATION

The MP5094 is a dual-channel, current-limited switch designed to limit inrush current to the load when a circuit card is inserted into a live backplane power source. This limits the backplane's voltage drop and the dV/dt of the voltage to the load. The MP5094 offers an integrated solution to monitor input voltage, output voltage, output current, and die temperature, which eliminates the need for an external current-sense power resistor, power MOSFET, and thermal sense device.

Under-Voltage Lockout (UVLO)

Channel 1 can be used in the 12V input supply system, and channel 2 can be used in the 5V input supply system. High-energy transients can occur during normal operation or during a hot swap. These transients depend on the parasitic inductance and resistance of the wire and the capacitor at the VCC node. If the power clamp (TVS, Tranzorb) diode is not used, the Efuse must be able to withstand this transient voltage. The MP5094 has an integrated highvoltage MOSFET and uses a high-voltage circuit for the VCC node to guarantee safe operation.

If the supply (input) is below the under-voltage lockout (UVLO) threshold, the output is disabled. When the supply goes above the UVLO threshold, the output is enabled.

Soft Start (SS)

Connect a capacitor to the soft-start pin (SS) to set the soft-start time. A constant-current source charges the SS capacitor and generates a linear ramping voltage on SS. The output voltage rises at a similar slew rate to the SS voltage.

The soft-start time is a function of the capacitor (C_{SS}) and can be calculated with Equation (1):

$$t_{ss}(ms) = \frac{1V \times C_{ss}(nF)}{5.5 \mu A} \times \frac{V_{INX}}{V_{CLAMPX}}$$
(1)

Where t_{SS} is the soft-start time (from 0 - 100% V_{OUT}), V_{INx} is the input voltage of the current limit switch, and V_{CLAMPx} is the clamping voltages of the 5V and 12V current limit switches (5.7V and 15V respectively).

Fast Output Over-Voltage Protection (OVP)

The MP5094 provides an output over-voltage protection (OVP) function to protect the downstream load when there is a surge voltage at the input. An accurate and fast comparator monitors the over-voltage condition of the output. If the output voltage rises above the threshold, the gate of the internal MOSFET is pulled down quickly and is regulated to a certain value to maintain the output voltage clamped at the OVP threshold. The fast loop response speed (typically 2µs) keeps the overvoltage overshoot small.

Current Limit

When the MP5094 is active, if load reaches the trip current (threshold current triggers overcurrent protection) or a short is present, the MP5094 switches into constant-current (holdcurrent) mode. The MP5094 enters hiccup protection mode if the over-current condition remains for longer than 150µs. The MP5049 restarts automatically after 200ms of off time. This operation repeats until the over-current condition is removed.

The channel 1 trip current is set to 4A internally, and the hold current is 2.95A. The channel 2 trip current is set to 3A internally, and the hold current is 2.18A.

Short-Circuit Protection (SCP)

If the load current increases rapidly due to a short-circuit event, the current may exceed the current-limit threshold before the control loop can respond. If the current reaches the 8A secondary current-limit level, a fast turn-off circuit activates to turn off the power MOSFET. This can help limit the peak current through the switch, keeping the input voltage from dropping too much. The total short-circuit response time is less than 1µs. After the MOSFET is switched off, the MP5049 restarts. During the restart process, if the short still remains, the MP5094 regulates the gate voltage to hold the current at a normal current-limit level. The IC enters hiccup mode with 200ms of off time.



Enable (EN)

EN is a digital control pin that turns the current limit switch on and off. Drive \overline{EN} high to turn off the current-limit switch. Drive \overline{EN} low to turn on the current-limit switch. An internal $280k\Omega$ resistor from EN to GND allows EN to be floated to turn on the MP5094 automatically.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 155°C, the entire chip shuts down.



APPLICATION INFORMATION

Soft-Start Time Setting

The soft-start time is a function of the capacitor (C_{SS}) . The typical value of this capacitor can be calculated with Equation (2):

$$t_{ss}(ms) = \frac{1V \times C_{ss}(nF)}{5.5 \mu A} \times \frac{V_{INX}}{V_{CLAMPX}}$$
(2)

Where t_{ss} is the soft-start time (from 0 - 100% V_{OUT}), V_{INx} is the input voltage of the current limit switche, and V_{CLAMPx} is the clamping voltages of the 5V and 12V current limit switches (5.7V and 15V respectively).

For example, if the external SS capacitor is 68nF, the soft-start time is about 10ms for both the 5V and 12V current-limit switches.

PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 2 and follow the guidelines below.

- 1. Place the high-current paths (VCC, VOUT) close to the device using short, direct, and wide traces.
- 2. Place the input capacitors close to the VCC and GND pins.
- 3. Connect the VCC and VOUT pads to large VCC and VOUT planes respectively for better thermal performance.
- 4. Place a SS capacitor close to the SS pin.




Figure 2: Recommended Layout

Design Example

Table 1 shows a design example following the application guidelines for specifications below.

Table 1: Design Example

V _{IN1}	12V
V _{OUT1}	12V
V _{IN2}	5V
V _{OUT2}	5V
SS time	10ms

The detailed application circuit is shown in Figure 3. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more detailed device applications, please refer to the related evaluation board datasheet.



TYPICAL APPLICATION CIRCUITS






Figure 3: Typical Application Circuit




PACKAGE INFORMATION




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION 4) LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX. 5) JEDEC REFERENCE IS MG193, VARIATION BA 6) DRAWING IS NOT TO SCALE 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

MP5094 Rev. 1.0	www.MonolithicPower.com
3/15/2019	MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
	© 2019 MPS. All Rights Reserved.