

Digital Triaxial Vibration Sensor with FFT Analysis and Storage Digital

Data Sheet **[ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf)**

FEATURES

Frequency domain triaxial vibration sensor Flat frequency response up to 5 kHz Digital acceleration data, ±18 g measurement range Digital range settings: 0 g to 1 g/5 g/10 g/20 g Real-time sample mode: 20.48 kSPS, single-axis Capture sample modes: 20.48 kSPS, three axes Trigger modes: SPI, timer, external Programmable decimation filter, 11 rate settings Multirecord capture for selected filter settings Manual capture mode for time domain data collection FFT, 512-point, real valued, all three axes (x, y, z) 3 windowing options: rectangular, Hanning, flat top Programmable FFT averaging: up to 255 averages Storage: 14 FFT records on all three axes (x, y, z) Programmable alarms, 6 spectral bands 2-level settings for warning and fault definition Adjustable response delay to reduce false alarms Internal self-test with status flags Digital temperature and power supply measurements 2 auxiliary digital inputs/outputs SPI-compatible serial interface Identification registers: serial number, device ID, user ID Single-supply operation: 3.0 V to 3.6 V Operating temperature range: −40°C to +125°C 15 mm × 24 mm × 15 mm aluminum package, flex connector

APPLICATIONS

Vibration analysis Condition monitoring Machine health Instrumentation, diagnostics Safety shutoff sensing

GENERAL DESCRIPTION

The [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) *i*Sensor® is a complete vibration sensing system that combines triaxial acceleration sensing with advanced time domain and frequency domain signal processing. Time domain signal processing includes a programmable decimation filter and selectable windowing function. Frequency domain processing includes a 512-point, real-valued FFT for each axis, along with FFT averaging, which reduces the noise floor variation for finer resolution. The 14-record FFT storage system offers users the ability to track changes over time and capture FFTs with multiple decimation filter settings.

The 20.48 kSPS sample rate and 5 kHz flat frequency band provide a frequency response that is suitable for many machine health applications. The aluminum core provides excellent mechanical coupling to the MEMS acceleration sensors. An internal clock drives the data sampling and signal processing system during all operations, which eliminates the need for an external clock source. The data capture function has three modes that offer several options to meet the needs of many different applications. In addition, real-time mode provides direct access to streaming data on one axis. The SPI and data buffer structure provide convenient access to data output. The [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) also offers a digital temperature sensor and digital power supply measurements.

Th[e ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) is available in a 15 mm \times 24 mm \times 15 mm module with flanges, machine screw holes (M2 or 2-56), and a flexible connector that enables simple user interface and installation. It has an extended operating temperature range of −40°C to +125°C.

FUNCTIONAL BLOCK DIAGRAM

Rev. F [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADIS16228.pdf&product=ADIS16228&rev=F)

Figure 1.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

ADIS16228

TABLE OF CONTENTS

 $\mathbf{1}$ $\mathbf{1}$

 $\overline{3}$ $\overline{4}$

 $\overline{6}$ $6\overline{6}$

 $\overline{8}$ $\, 8$ $\overline{8}$ $\bf 8$

REVISION HISTORY

8/2015—Rev. D to Rev. E

2/2014—Rev. C to Rev. D

7/2011—Revision 0: Initial Version

SPECIFICATIONS

T_A = -40° C to +125°C, VDD = 3.3 V, unless otherwise noted.

Table 1.

¹ The maximum range depends on the frequency of vibration.

2 Assumes that frequency flatness calibration is enabled.

³ The digital input/output signals are 5 V tolerant.

⁴ Endurance is qualified as per JEDEC Standard 22, Method A117 and measured at −40°C, +25°C, +85°C, and +125°C.

5 Retention lifetime equivalent at junction temperature (T_J) = 85°C as per JEDEC Standard 22, Method A117. Retention lifetime depends on junction temperature.

⁶ The start-up times presented reflect the time it takes for data collection to begin.

 7 The $\overline{\text{RST}}$ pin must be held low for at least 15 ns.

10069-003

TIMING SPECIFICATIONS

 $T_A = 25^{\circ}$ C, VDD = 3.3 V, unless otherwise noted.

Table 2.

¹ Guaranteed by design, not tested.

SCLK

Timing Diagrams

Figure 3. DIN Bit Sequence

ABSOLUTE MAXIMUM RATINGS

Table 3.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 4. Package Characteristics

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 4. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description	
1, 2	VDD		Power Supply, 3.3 V.	
3, 4, 5, 8	GND		Ground.	
6, 9	DNC	N/A	No Connect. Do not connect to these pins.	
	DIO ₂	1/O	Digital Input/Output Line 2.	
10	RST		Reset. Active Low.	
11	DIN		SPI, Data Input.	
12	DOUT	O	SPI, Data Output. DOUT is an output when CS is low. When CS is high,	
			DOUT is in a three-state, high impedance mode.	
13	SCLK		SPI, Serial Clock.	
14	CS		SPI, Chip Select.	
15	DIO ₁	1/O	Digital Input/Output Line 1.	

¹ S is supply, N/A is not applicable, I/O is input/output, I is input, and O is output.

THEORY OF OPERATION

Th[e ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) is a vibration sensing system that combines a triaxial MEMS accelerometer with advanced signal processing. The SPI-compatible port and user register structure provide convenient access to frequency domain vibration data and many user controls.

SENSING ELEMENT

Digital vibration sensing in th[e ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) starts with a MEMS accelerometer core on each axis. Accelerometers translate linear changes in velocity into a representative electrical signal, using a micromechanical system like the one shown i[n Figure 5.](#page-7-4) The mechanical part of this system includes two different frames (one fixed, one moving) that have a series of plates to form a variable, differential capacitive network. When experiencing the force associated with gravity or acceleration, the moving frame changes its physical position with respect to the fixed frame, which results in a change in capacitance. Tiny springs tether the moving frame to the fixed frame and govern the relationship between acceleration and physical displacement. A modulation signal on the moving plate feeds through each capacitive path into the fixed frame plates and into a demodulation circuit, which produces the electrical signal that is proportional to the acceleration acting on the device.

SIGNAL PROCESSING

[Figure 6](#page-7-5) offers a simplified block diagram for th[e ADIS16228.](http://www.analog.com/adis16228?doc=ADIS16228.pdf) The signal processing stage includes time domain data capture, digital decimation/filtering, windowing, FFT analysis, FFT averaging, and record storage. Se[e Figure 14](#page-13-0) for more details on the signal processing operation.

Figure 6. Simplified Sensor Signal Processing Block Diagram

USER INTERFACE SPI Interface

The user registers (which include both the output registers and the control registers, as shown i[n Figure 6\)](#page-7-5) manage user access to both sensor data and configuration inputs. Each 16-bit register has its own unique bit assignment and two addresses: one for its upper byte and one for its lower byte[. Table 8 p](#page-9-0)rovides a memory map for each register, along with its function and lower byte address. The data collection and configuration command uses the SPI, which consists of four wires. The chip select (CS) signal activates the SPI interface, and the serial clock (SCLK) synchronizes the serial data lines. Input commands clock into the DIN pin, one bit at a time, on the SCLK rising edge. Output data clocks out of the DOUT pin on the SCLK falling edge. When the SPI is used as a slave device, the DOUT contents reflect the information requested using a DIN command.

Dual-Memory Structure

The user registers provide addressing for all input/output operations in the SPI interface. The control registers use a dual-memory structure. The controller uses SRAM registers for normal operation, including user-configuration commands. The flash memory provides nonvolatile storage for control registers that have flash backup (see [Table 8\)](#page-9-0). Storing configuration data in the flash memory requires a manual flash update command $(GLOB_CMD[6] = 1, DIN = 0xBE40)$. When the device powers on or resets, the flash memory contents load into the SRAM and the device starts producing data according to the configuration in the control registers.

Figure 7. SRAM and Flash Memory Diagram

BASIC OPERATION

The [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) uses a SPI for communication, which enables a simple connection with a compatible, embedded processor platform, as shown in [Figure 8.](#page-8-3) The factory default configuration for DIO1 provides a busy indicator signal that transitions low when an event completes and data is available for user access. Use the DIO_CTRL register (see [Table 66\)](#page-24-2) to reconfigure DIO1 and DIO2, if necessary.

Figure 8. Electrical Hook-Up Diagram

Table 6. Generic Master Processor Pin Names and Functions

The [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) SPI interface supports full duplex serial communication (simultaneous transmit and receive) and uses the bit sequence shown in [Figure 12.](#page-8-4) [Table 7](#page-8-5) provides a list of the most common settings that require attention to initialize a processor serial port for the [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) SPI interface.

Table 7. Generic Master Processor SPI Settings

[Table 8](#page-9-0) provides a list of user registers with their lower byte addresses. Each register consists of two bytes that each has its own unique 7-bit address. [Figure 9 r](#page-8-6)elates the bits of each register to their upper and lower addresses.

Figure 9. Generic Register Bit Definitions

SPI WRITE COMMANDS

User control registers govern many internal operations. The DIN bit sequence i[n Figure 12](#page-8-4) provides the ability to write to these registers, one byte at a time. Some configuration changes and functions require only one write cycle. For example, set $GLOB$ $CMD[11] = 1$ ($DIN = 0xBF08$) to start a manual capture sequence. The manual capture starts immediately after the last bit clocks into DIN (16th SCLK rising edge). Other configurations may require writing to both bytes.

SPI READ COMMANDS

A single register read requires two 16-bit SPI cycles that also use the bit assignments that are shown i[n Figure 12.](#page-8-4) The first sequence sets $R/W = 0$ and communicates the target address (Bits[A6:A0]). Bits[D7:D0] are don't care bits for a read DIN sequence. DOUT clocks out the requested register contents during the second sequence. The second sequence can also use DIN to set up the next read. [Figure 11](#page-8-7) provides a signal diagram for all four SPI signals while reading the PROD_ID. In this diagram, DIN = 0x5600 and DOUT reflects the decimal equivalent of 16,228.

NOTES

CS SCLK DIN DOUT

1. DOUT BITS ARE BASED ON THE PREVIOUS 16-BIT SEQUENCE (R/W = 0).

Figure 12. Example SPI Read Sequence

ADIS16228 Data Sheet

Table 8. User Register Memory Map

Data Sheet **ADIS16228**

ADIS16228 Data Sheet

DATA RECORDING AND SIGNAL PROCESSING

Th[e ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) provides a complete sensing system for recording and monitoring vibration data. [Figure 13](#page-11-4) provides a simplified block diagram for the signal processing associated with spectral record acquisition on all three axes (x, y, z). User registers provide controls for data type (time or frequency), trigger mode (manual or automatic), collection mode (real time or capture), sample rates/filtering, windowing, FFT averaging, spectral alarms, and input/output management.

RECORDING MODE

The recording mode selection establishes the data type (time or frequency domain), trigger type (manual or automatic), and data collection (captured or real time). The REC_CTRL1[1:0] bits (See [Table 9\)](#page-11-2) provide four operating modes: manual FFT, automatic FFT, manual time capture, and real time. After setting REC_CTRL1, the manual FFT, automatic FFT, and manual time capture modes require a start command to start acquiring a spectral or time domain record. There are two start command options in this mode: SPI and input/output. The SPI trigger involves setting GLOB_CMD $[11] = 1$ (DIN = 0xBF08). The input/output trigger involves using DIO_CTRL (se[e Table 66\)](#page-24-2) to configure DIO1 or DIO2 as an input trigger line.

Table 9. REC_CTRL1 (Base Address = 0x1A), Read/Write

Manual FFT Mode

Set $REC_CTRL1[1:0] = 00$ to place the device in manual FFT mode. Then use a start command to trigger the production of a spectral record. When the device is acquiring a spectral record, use the busy indicator (DIO1, per factory default) to drive an interrupt service line on an external processor, which can start data collection after the process completes. DIAG_STAT is the only register that the SPI can read while the device is processing a command. Reading this register returns a 0x00 while the device is busy and 0x80 when the data is ready for external access. When the spectral record is complete, the device waits for another start command.

Automatic FFT Mode

Set $REC_CTRL1[1:0] = 01$ to place the device in automatic FFT mode. Use the REC_PRD register (see [Table 10\)](#page-11-3) to program the period between production of each spectral record. Then use a start command to trigger periodic acquisition of a spectral record. For example, set REC_PRD = 0x020A (DIN = 0x9E0A, 0x9F02) to set the trigger period to 10 hours.

Manual Time Capture Mode

Set $REC_CTRL1[1:0] = 10$ to place the device into manual time capture mode; then use a manual trigger to start a data collection cycle. When the device is operating in this mode, 512 samples of time domain data are loaded into the buffer for each axis. This data goes through all time domain signal processing, except the pre-FFT windowing, prior to loading into the data buffer for user access. The manual trigger options are the same as in the manual FFT mode (SPI, input/output).

Figure 13. Simplified Block Diagram

Real-Time Mode

Set REC_CTRL1 $[1:0] = 11$ to place the device into real-time mode. In this mode, the device samples only one axis, at a rate of 20.48 kSPS, and provides data on its output register at the SR0 sample rate setting in AVG_CNT[3:0] (se[e Table 11\)](#page-12-2). Select the axis of measurement in this mode by reading its assigned register. For example, select the x-axis by reading X_BUF , using $DIN =$ 0x1400. Se[e Table 49,](#page-21-5) [Table 50,](#page-21-6) o[r Table 51](#page-21-7) for more information on the x_BUF registers. Use DIO1 (Pin 15) to help manage external access to real-time data. For example, this signal is suitable for driving an interrupt line to initiate a service routine in an external processor.

SPECTRAL RECORD PRODUCTION

The [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) produces a spectral record by taking a time record of data on all three axes, then scaling, windowing, and performing an FFT process on each time record. This process repeats for a programmable number of FFT averages, with the FFT result of each cycle accumulating in the data buffer. After completing the selected number of cycles, the FFT averaging process completes by scaling the data buffer contents. Then the data buffer contents are available to the SPI and output data registers.

SAMPLE RATE/FILTERING

The sample rate for each axis is 20.48 kSPS. The internal ADC samples all three axes in a time-interleaving pattern (x1, y1, z1, x2, y2…) that provides even distribution of data across the data record. The averaging/decimating filter provides a control for the final sample rate in the time record. By averaging and decimating the time domain data, this filter provides the ability to focus the spectral record on lower bandwidths, which produces finer frequency resolution in each FFT frequency bin. AVG_CNT (see [Table 11\)](#page-12-2) provides the setting for the four different sample rate options in REC_CTRL1[11:8] (SRx, se[e Table 9\)](#page-11-2). All four options are available when using the manual FFT, automatic FFT, and manual time capture modes. When more than one sample rate option is enabled while the device is in one of the manual modes, the device produces a spectral record for one SRx at a time, starting with the lowest number. After completing the spectral record for one SRx option, the device waits for another start command before producing a spectral record for the next SRx option that is enabled in REC_CTRL1[11:8]. When

more than one sample rate option is enabled while the device is in the automatic FFT mode, the device produces a spectral record for one SRx option, and then waits for the next automatic trigger, which occurs based on the time setting in the REC_PRD register (see [Table 10\)](#page-11-3). Se[e Figure 15](#page-13-1) for more details on how multiple SRx options influence data collection and spectral record production. When in real-time mode, the output data rate reflects the SR0 setting.

[Table 12](#page-12-3) provides a list of SRx settings available in the AVG_CNT register (se[e Table 11\)](#page-12-2), along with the resulting sample rates, FFT bin widths, bandwidth, and estimated total noise. Note that each SRx setting also has associated range settings in the REC_CTRL2 register (se[e Table 14\)](#page-15-4) and the FFT averaging settings that are shown in the FFT_AVG1 and FFT_AVG2 registers (see [Table 19](#page-16-4) and [Table 20,](#page-16-5) respectively).

Table 11. AVG_CNT (Base Address = 0x3A), Read/Write

Table 12. Sample Rate Settings and Filter Performance

ADIS16228 Data Sheet

Figure 14. Signal Flow Diagram, REC_CTRL1[1:0] = 00 or 01, FFT Analysis Modes

Data Sheet **ADIS16228**

DYNAMIC RANGE/SENSITIVITY

The range of the [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) accelerometers depends on the frequency of the vibration. The accelerometers have a selfresonant frequency of 5.5 kHz, and the signal conditioning circuit applies a single-pole, low-pass filter (2.5 kHz) to the response. The self-resonant behavior of the accelerometer influences the relationship between vibration frequency and dynamic range, as shown in [Figure 16,](#page-14-4) which displays the response to peak input amplitudes, assuming a sinusoidal vibration signature at each frequency. The accelerometer resonance and low-pass filter also influence the magnitude response, as shown i[n Figure 17.](#page-14-1)

Frequency Response Correction

The CAL_ENABLE register provides an on/off control bit for a magnitude/frequency correction that extends the flatness (5%) of this response up to 5 kHz. Set CAL_ENABLE $[4] = 1$ $(DIN = 0xFA10)$ to enable this function, which produces a magnitude/frequency response like the one that is shown in [Figure 18.](#page-14-2) Set CAL_ENABLE[4] = 0 to remove this correction, and use a response that reflects the curve that is shown in [Figure 17.](#page-14-1) Note that this operation does not expand the dynamic range of the sensor, but it can simplify the process of setting spectral alarm limits and any other postprocessing routines.

Figure 16. Peak Magnitude vs. Frequency

Figure 17. Magnitude/Frequency Response (CAL_ENABLE[4] = 0)

Figure 18. Magnitude/Frequency Response (CAL_ENABLE[4] = 1)

Axial Definitions

[Figure 19](#page-14-5) describes the axial and polarity definitions for all three accelerometers in th[e ADIS16228.](http://www.analog.com/adis16228?doc=ADIS16228.pdf)

Figure 19. Accelerometer Axial and Polarity Definitions

ADIS16228 Data Sheet

Dynamic Range Settings

REC_CTRL2 (se[e Table 14\)](#page-15-4) provides four range settings that are associated with each sample rate option, SRx. The range options that are referenced in REC_CTRL2 reflect the maximum dynamic range, which occurs at the lower part of the frequency range and does not account for the decrease in range (se[e Figure 16\)](#page-14-4). For example, set $REC_CTRL2[5:4] = 10$ (DIN = 0x9C20) to set the peak acceleration (A_{MAX}) to 10 g on the SR2 sample rate option. These settings help optimize FFT precision and sensitivity when monitoring lower magnitude vibrations. For each range setting in [Table 14,](#page-15-4) this stage scales the time domain data so that the maximum value equates to 2¹⁵ LSBs for time domain data and 2 ¹⁶ LSBs for frequency domain data.

Note that the maximum range for each setting is 1 LSB smaller than the listed maximum. For example, the maximum number of codes in the frequency domain analysis is $2^{16} - 1$, or 65,535. For example, when using a range setting of $1 g$ in one of the FFT modes, the maximum measurement is equal to 1 g times $2^{16} - 1$, divided by 2¹⁶. See [Table 15](#page-15-5) for the resolution associated with each setting an[d Figure 14](#page-13-0) for the location of this operation in the signal flow diagram. The real-time mode automatically uses the 20 *range setting.*

Table 14. REC_CTRL2 (Base Address = 0x1C), Read/Write

Table 15. Range Settings and LSB Weights

Scale Adjustment

The x_SENS registers (see [Table 16,](#page-15-1) [Table 17,](#page-15-2) and [Table 18\)](#page-15-3) provide a fine-scale adjustment function for each axis. The following equation describes how to use measured and ideal values to calculate the scale factor for each register in LSBs:

$$
SCFx = \left[a_{x1} / a_{xM} - 1\right] \times 2^{18}
$$

where:

 ax_I is the ideal x-axis value. a_{xM} is the actual x-axis measurement.

These registers contain correction factors, which come from the factory calibration process. The calibration process records accelerometer output in four different orientations and computes the correction factors for each register.

These registers also provide write access for in-system adjustment. Gravity provides a common stimulus for this type of correction process. Use both +1 g and −1 g orientations to reduce the effect of offset on this measurement. In this case, the ideal measurement is 2 g, and the measured value is the difference of the accelerometer measurements at +1 g and -1 g orientations. The factory-programmed values are stored in flash memory and are restored by setting $GLOB_CMD[3] = 1$ ($DIN = 0xBE08$) (see [Table 64\)](#page-23-5).

Table 16. X_SENS (Base Address = 0x02), Read/Write

PRE-FFT WINDOWING

REC_CTRL1[13:12] provide three options for pre-FFT windowing of time data. For example, set REC_CTRL1[13:12] = 01 to use the Hanning window, which offers the best amplitude resolution of the peaks between frequency bins and minimal broadening of peak amplitudes. The rectangular and flat top windows are also available because they are common windowing options for vibration monitoring. The flat top window provides accurate amplitude resolution with a trade-off of broadening the peak amplitudes.

FFT

The FFT process converts each 512-sample time record into a 256-point spectral record that provides magnitude vs. frequency data. Each FFT result loads into an accumulator stage that averages multiple FFT results for the FFT record.

FFT Averaging

FFT_AVG1 [\(Table 19\)](#page-16-4) and FFT_AVG2 [\(Table 20\)](#page-16-5) contain userconfigurable settings for the total number of FFT results in each record. Each byte contains a binary number that sets the number of averages for a particular sample rate setting (SR0 to SR3, per AVG_ CNT register[, Table 11\)](#page-12-2). For example, set FFT_AVG1[15:8] = 0x0B (DIN = 0x8D0B) to set the total number of averages for the SR1 setting to 11. The default setting for the SR0 sample rate causes an average of 8 FFT results for one FFT record. The default settings for SR1, SR2, and SR3 cause each FFT to contain only one FFT result (no averaging).

RECORDING TIMES

When using automatic FFT mode, the automatic recording period (REC_PRD) must be greater than the total recording time. Use the following equations to calculate the recording time:

Manual time mode

$$
t_R = t_S + t_{PT} + t_{ST} + t_{AST}
$$

$$
t_s = (512/20480) \times 2^{AVG_CNT}
$$

Note that the AVG_CNT variable in this relationship refers to the decimal equivalent of the applicable nibble in the AVG_CNT register (Se[e Table 11\)](#page-12-2).

FFT modes

 $t_R = N_F \times (t_S + t_{PT} + t_{FFT}) + t_{ST} + t_{AST}$

[Table 21](#page-16-8) provides a list of the processing times and settings that are used in these equations.

Table 21. Typical Processing Times

The storage time (t_{ST}) applies only when a storage method is selected in REC_CTRL1[3:2] (se[e Table 9 f](#page-11-2)or more details about the record storage settings). The alarm scan time (t_{AST}) applies only when the alarms are enabled in ALM_CTRL[4:0] (see [Table 26](#page-17-3) for more information). Understanding the recording time helps predict when data is available, for systems that cannot use DIO1 to monitor the status of these operations. Note that when using automatic FFT mode, the automatic recording period (REC_PRD) must be greater than the total recording time.

DATA RECORDS

After the [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) finishes processing FFT data, it stores the data into the data buffer, where it is available for external access using the SPI and x_BUF registers (se[e Table 49](#page-21-5) to [Table 51\)](#page-21-7). REC_CTRL1[3:2] (see [Table 9\)](#page-11-2) provides programmable conditions for writing buffer data into the FFT records, which are in nonvolatile flash memory locations. Set REC_CTRL1[3:2] = 01 to store data buffer data into the flash memory records only when an alarm condition is met. Set REC_CTRL1[3:2] = 10 to store every set of FFT data into the flash memory locations. The flash memory record provides space for a total of 14 records. Each record stored in flash memory contains a header and frequency domain (FFT) data from all three axes (x, y, and z). When all 14 records are full, new records do not load into the flash memory. The REC_CNTR register (see [Table 22\)](#page-16-7) provides a running count for the number of records that are stored. Set GLOB $\text{CMD}[8] = 1 \text{ (DIN} = 0 \text{xBF01})$ to clear all of the records in flash memory.

When used in conjunction with automatic trigger mode and record storage, FFT analysis for each sample rate option requires no additional inputs. Depending on the number of FFT averages, the time between each sample rate selection may be quite large. Note that selecting multiple sample rates reduces the number of records available for each sample rate setting, as shown in [Table 23.](#page-16-9)

FFT RECORD FLASH ENDURANCE

The REC_FLSH_CNT register (see [Table 24\)](#page-16-6) increments when all 14 records contain FFT data.

Table 24. REC_FLSH_CNT (Base Address = 0x5E), Read Only

SPECTRAL ALARMS

The alarm function offers six spectral bands for alarm detection. Each spectral band has high and low frequency definitions, along with two different trigger thresholds (Alarm 1 and Alarm 2) for each accelerometer axis[. Table 25](#page-17-4) provides a summary of each register used to configure the alarm function.

The ALM_CTRL register (see [Table 26\)](#page-17-3) provides control bits that enable the spectral alarms of each axis, configures the system alarm, sets the record delay for the spectral alarms, and configures the clearing function for the DIAG_STAT error flags (se[e Table 65\)](#page-23-4).

Table 26. ALM_CTRL (Base Address = 0x34), Read/Write

Bits	Description (Default = 0x0080)		
[15:12]	Not used.		
[11:8]	Response delay; range $= 0$ to 15. Represents the number of spectral records for each spectral alarm before a spectral alarm flag is set high.		
7	Latch DIAG STAT error flags. Requires a clear status command (GLOB CMD[4]) to reset the flags to 0. $1 =$ enabled, $0 =$ disabled.		
6	Enable DIO1 as an Alarm 1 output indicator and enable DIO2 as an Alarm 2 output indicator. $1 =$ enabled.		
5	System alarm comparison polarity.		
	1 = trigger when less than ALM S $MAG[11:0]$.		
	$0 =$ trigger when greater than ALM S MAG[11:0].		
$\overline{4}$	System alarm. $1 =$ temperature, $0 =$ power supply.		
$\overline{3}$	Alarm S enable (ALM S MAG). 1 = enabled, 0 = disabled.		
$\overline{2}$	Alarm Z enable (ALM Z MAG). 1 = enabled, 0 = disabled.		
$\overline{1}$	Alarm Y enable (ALM_Y_MAG). $1 =$ enabled, $0 =$ disabled.		
Ω	Alarm X enable (ALM $\,$ X $\,$ MAG). 1 = enabled, 0 = disabled.		

ALARM DEFINITION

The alarm function provides six programmable spectral bands, as shown i[n Figure 20.](#page-17-5) Each spectral alarm band has lower and upper frequency definitions for all of the sample rate options (SRx). It also has two independent trigger level settings, which are useful for systems that value warning and fault condition indicators.

Figure 20. Spectral Band Alarm Setting Example, ALM_PNTR = 0x03

Select the spectral band for configuration by writing its number (1 to 6) to ALM_PNTR[2:0] (se[e Table 27\)](#page-17-2). Then select the sample rate option using ALM_PNTR[9:8]. This number represents a binary number, which corresponds to the x in the SRx sample rates option associated with REC_CTRL1[11:8] (see [Table 9\)](#page-11-2). For example, set $ALM_PNTR[7:0] = 0x05$ (DIN = 0xB005) to select Alarm Spectral Band 5, and set ALM_PNTR[15:8] = 0x02 $(DIN = 0xB102)$ to select the SR2 sample rate option.

Table 27. ALM_PNTR (Base Address = 0x30), Read/Write

Bits	Description (Default = 0x0000)			
[15:10]	Not used			
[9:8]	Sample rate option; range $= 0$ to 3 for SR0 to SR3			
[7:3]	Not used			
[2:0]	Spectral band number; range $=$ 1 to 6			

Alarm Band Frequency Definitions

After the spectral band and sample rate settings are set, program the lower and upper frequency boundaries by writing their bin numbers to the ALM_F_LOW register (see [Table 28\)](#page-18-2) and ALM_F_HIGH register (see [Table 29\)](#page-18-3). Use the bin width definitions listed i[n Table 12](#page-12-3) to convert a frequency into a bin number for this definition. Calculate the bin number by dividing the frequency by the bin width that is associated with the sample rate setting. For example, if the sample rate is 5120 Hz and the lower band frequency is 400 Hz, divide that number by the bin width of 10 Hz to arrive at the $40th$ bin as the lower band setting. Then set $ALM_F_LOW[7:0] = 0x28$ (DIN = 0xA028) to establish 400 Hz as the lower frequency for the 5120 SPS sample rate setting.

Table 28. ALM_F_LOW (Base Address = 0x20), Read/Write

Table 29. ALM_F_HIGH (Base Address = 0x22), Read/Write

Alarm Trigger Settings

The ALM_x_MAG1 and ALM_x_MAG2 registers (se[e Table 30](#page-18-4) to [Table 35\)](#page-18-9) provide two independent trigger settings for all three axes of acceleration data. They use the data format established by the range settings in the REC_CTRL2 register (se[e Table 14\)](#page-15-4) and recording mode in REC_CTRL1[1:0] (se[e Table 9\)](#page-11-2). For example, when using the 0 g to 1 g mode for FFT analysis, 32,768 LSB is the closest setting to 500 mg. Therefore, set $ALM_Y_MAG2 = 0x8000 (DIN = 0xAD80, 0xAC00)$ to set the critical alarm to 500 mg, when using the 0 g to 1 g range option in REC_CTRL2 for FFT records. Se[e Table 14](#page-15-4) and [Table 15](#page-15-5) for more information about formatting each trigger level. Note that trigger settings that are associated with Alarm 2 should be greater than the trigger settings for Alarm 1. In other words, the alarm magnitude settings should meet the following criteria:

ALM_X_MAG2 > ALM_X_MAG1 ALM_Y_MAG2 > ALM_Y_MAG1 ALM_Z_MAG2 > ALM_Z_MAG1

Table 30. ALM_X_MAG1 (Base Address = 0x24), Read/Write

Table 31. ALM_Y_MAG1 (Base Address = 0x26), Read/Write

Table 32. ALM_Z_MAG1 (Base Address = 0x28), Read/Write

Table 33. ALM_X_MAG2 (Base Address = 0x2A), Read/Write

Table 34. ALM_Y_MAG2 (Base Address = 0x2C), Read/Write

Table 35. ALM_Z_MAG2 (Base Address = 0x2E), Read/Write

Bits Description (Default = 0x0000)

Table 36. ALM_S_MAG (Base Address = 0x32), Read/Write Bits Description (Default = 0x0000)

Enable Alarm Settings

Before configuring the spectral alarm registers, clear their current contents by setting $GLOB_CMD[9] = 1 (DIN = 0xBF02)$. After completing the spectral alarm band definitions, save the settings by setting GLOB $\text{CMD}[12] = 1 \text{ (DIN} = 0 \text{xBF10}).$ The device ignores the save command if any of these locations has already been written to.

ALARM INDICATOR SIGNALS

DIO_CTRL[5:2] (se[e Table 66\)](#page-24-2) and ALM_CTRL[6] (see [Table 26\)](#page-17-3) provide controls for establishing DIO1 and DIO2 as dedicated alarm output indicator signals. Use DIO_CTRL[5:2] to select the alarm function for DIO1 and/or DIO2; then set ALM_CTRL[6] = 1 to enable DIO1 to serve as an Alarm 1 indicator and DIO2 as an Alarm 2 indicator. This setting establishes DIO1 to indicate Alarm 1 (warning) conditions and DIO2 to indicate Alarm 2 (critical) conditions.

ALARM FLAGS AND CONDITIONS

The FFT header (se[e Table 58\)](#page-22-5) contains both generic alarm flags (DIAG_STAT[13:8]; see [Table 65\)](#page-23-4) and spectral band-specific alarm flags (ALM_x_STAT; se[e Table 37,](#page-19-2) [Table 38,](#page-19-3) and [Table 39\)](#page-19-4). The FFT header also contains magnitude (ALM_x_PEAK; see [Table 40,](#page-19-5) [Table 41,](#page-19-6) and [Table 42\)](#page-19-7) and frequency information (ALM_x_FREQ; see [Table 43,](#page-19-8) [Table 44,](#page-19-9) and [Table 45\)](#page-19-10) associated with the highest magnitude of vibration content in the record.

ALARM STATUS

The ALM_x_STAT registers (see [Table 37,](#page-19-2) [Table 38,](#page-19-3) and [Table 39](#page-19-4) provide alarm bits for each spectral band on the current sample rate option.

Table 37. ALM_X_STAT (Base Address = 0x40), Read Only

Table 38. ALM_Y_STAT (Base Address = 0x42), Read Only

Table 39. ALM_Z_STAT (Base Address = 0x44), Read Only

WORST-CASE CONDITION MONITORING

The ALM_x_PEAK registers (se[e Table 40,](#page-19-5) [Table 41,](#page-19-6) and [Table 42\)](#page-19-7) contain the peak magnitude for the worst-case alarm condition in each axis. The ALM_x_FREQ registers (se[e Table 43,](#page-19-8) [Table 44,](#page-19-9) an[d Table 45\)](#page-19-10) contain the frequency bin number for the worst-case alarm condition.

Table 40. ALM_X_PEAK (Base Address = 0x46), Read Only

Data Sheet **ADIS16228**

READING OUTPUT DATA

The [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) samples, processes, and stores vibration data from three axes $(x, y, and z)$ into the data buffer and FFT records (if selected). In manual time capture mode, the record for each axis contains 512 samples. In manual and automatic FFT mode, each record contains the 256-point FFT result for each accelerometer axis. [Table 46](#page-20-5) provides a summary of registers that provide access to processed sensor data.

Table 46. Output Data Registers

READING DATA FROM THE DATA BUFFER

After completing a spectral record and updating each data buffer, the [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) loads the first data sample from each data buffer into the x_BUF registers (see [Table 49,](#page-21-5) [Table 50,](#page-21-6) and [Table 51\)](#page-21-7) and sets the buffer index pointer in the BUF_PNTR register (se[e Table 47\)](#page-20-3) to 0x0000. The index pointer determines which data samples load into the x_BUF registers. For example, writing 0x009F to the BUF_PNTR register ($DIN = 0x9100$, DIN = 0x909F) causes the 160th sample in each data buffer location to load into the x_BUF registers. The index pointer increments with every x_BUF read command, which causes the next set of capture data to load into each capture buffer register automatically. This enables an efficient method for reading all 256 samples in a record, using sequential read commands, without having to manipulate the BUF_PNTR register.

Table 47. BUF_PNTR (Base Address = 0x10), Read/Write

ACCESSING FFT RECORD DATA

The FFT records can be stored in flash memory. The REC_PNTR register (se[e Table 48\)](#page-20-4) and GLOB_CMD[13] (see [Table 64\)](#page-23-5) provide access to the FFT records, as shown i[n Figure 22.](#page-20-6) For example, set $REC_PNTR[7:0] = 0x0A$ (DIN = 0x920A) and GLOB $CMD[13] = 1$ (DIN = 0xBF20) to load FFT Record 10 in the FFT buffer for SPI/register access.

Table 48. REC_PNTR (Base Address = 0x12), Read/Write

Figure 22. FFT Record Access

DATA FORMAT

[Table 49,](#page-21-5) [Table 50,](#page-21-6) an[d Table 51](#page-21-7) list the bit assignments for the x_BUF registers. The acceleration data format depends on the range scale setting in REC_CTRL2 (see [Table 14\)](#page-15-4) and the recording mode settings in REC_CTRL1 (see [Table 9\)](#page-11-2)[. Table 52](#page-21-8) provides some data formatting examples for the FFT mode, and [Table 53](#page-21-9) offers some data formatting examples for the 16-bit, twos complement format used in manual time mode.

Table 49. X_BUF (Base Address = 0x14), Read Only

Table 50. Y_BUF (Base Address = 0x16), Read Only

Table 51. Z_BUF (Base Address = 0x18), Read Only

Table 52. FFT Mode, 5 g Range, Data Format Examples

Table 53. Manual Time Mode, 5 g Range, Data Format Examples

REAL-TIME DATA COLLECTION

When using real-time mode, select the output channel by reading the associated x_BUF register. For example, set DIN = 0x1600 to select the y-axis sensor for sampling. After selecting the channel, use the data-ready signal to trigger subsequent data reading of the Y_BUF register. In this mode, use the time domain data formatting for a range setting of 20 g , as shown i[n Table 15.](#page-15-5)

POWER SUPPLY/TEMPERATURE

At the end of each spectral record, th[e ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) also measures power supply and internal temperature. It accumulates a 5.12 ms record of power supply measurements at a sample rate of 50 kHz and takes 64 samples of internal temperature data over a period of 1.7 ms. The average of the power supply and internal temperature loads into the SUPPLY_OUT register (see [Table 54\)](#page-21-4) and the TEMP_OUT register (se[e Table 56\)](#page-21-3), respectively. When using real-time mode, these registers update only when this mode starts.

Table 55. Power Supply Data Format Examples

Table 56. TEMP_OUT (Base Address = 0x08), Read Only

Table 57. Internal Temperature Data Format Examples

FFT EVENT HEADER

Each FFT record has an FFT header that contains information that fills all of the registers listed i[n Table 58.](#page-22-5) The information in these registers contains recording time, record configuration settings, status/error flags, and several alarm outputs. The registers listed i[n Table 58](#page-22-5) update with every record event and also update with record-specific information when using GLOB_CMD[13] (see [Table 64\)](#page-23-5) to retrieve a data set from the FFT record in flash memory.

The REC_INFO1 register (see [Table 59\)](#page-22-3) and the REC_INFO2 register (se[e Table 60\)](#page-22-4) capture the settings associated with the current FFT record.

Table 60. REC_INFO2 (Base Address = 0x76), Read Only

The TIME_STMP_x registers (se[e Table 61](#page-22-1) an[d Table 62\)](#page-22-2) provide a relative time stamp that identifies the time for the current FFT record.

Table 61. TIME_STMP_L (Base Address = 4C), Read Only

Table 62. TIME_STMP_H (Base Address = 0x4E), Read Only

SYSTEM TOOLS

[Table 63](#page-23-6) provides an overview of the control registers that provide support for system-level functions.

Table 63. System Tool Register Addresses

GLOBAL COMMANDS

The GLOB_CMD register (se[e Table 64\)](#page-23-5) provides an array of single-write commands for convenience. Setting the assigned bit to 1 activates each function. When the function completes, the bit restores itself to 0. For example, clear the capture buffers by setting GLOB_CMD $[8] = 1$ (DIN = 0xBF01). All of the commands in the GLOB_CMD register require that the power supply be within normal limits for the execution times listed i[n Table 64.](#page-23-5)

STATUS/ERROR FLAGS

The DIAG_STAT register (see [Table 65\)](#page-23-4) provides a number of status/error flags that reflect the conditions observed in a recording during SPI communication and diagnostic tests. An error condition is indicated by a setting of 1; and all of the error flags are sticky, which means that they remain until they are reset by setting $GLOB_CMD[4] = 1$ ($DIN = 0xBE10$) or by starting a new recording event. DIAG_STAT[14:8] indicates which ALM_x_MAGx thresholds were exceeded during a recording event. The flag in DIAG_STAT[3] indicates that the total number of SCLK clocks is not a multiple of 16.

POWER-DOWN

To power down the $ADIS16228$, set $GLOB_CMD[1] = 1$ ($DIN =$ 0xBE02). To reduce power consumption, set $REC_CTRL1[7] = 1$, which automatically results in a power-down after a record is complete. Toggle the CS line from high to low to wake up the device and place it in an idle state, where it waits for the next command. When DOI1 is configured as an external trigger, toggling it can wake up the device, as well. Using DIO1 for this purpose avoids the potential for multiple devices contending for DOUT when waking up with the CS line approach. After completing the record cycle, the device remains awake. Use GLOB_CMD[1] to put it back to sleep after reading the record data.

Data Sheet **ADIS16228**

OPERATION MANAGMENT

The [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) SPI port supports two different communication commands while it is processing data or executing a command associated with the GLOB_CMD register (see [Table 64\)](#page-23-5): reading DIAG_STAT (DIN = 0x3C00) (see [Table 65\)](#page-23-4) and the escape code $(DIN = 0xE8E8)$. The SPI ignores all other commands when the processor is busy.

Software Busy Indicator

Use the DIAG_STAT read command to poll DIAG_STAT[7], which is equal to 0 when the processor is busy and equal to 1 when the processor is idle and data is ready for SPI communications.

Software Escape Code

The only SPI command that is available when the processor is busy capturing data is the escape code, which is 0xE8E8. This command is not available for interrupting any other processing tasks. Send this command in a repeating pattern, with a small delay between each write cycle, to the DIN pin while monitoring DIAG_STAT[7]. The following code example illustrates this process:

```
DIAG STAT = 0;
DIAG_STAT = read_reg(0x3C);while ((DIAG_STAT \& 0x0080) == 0)
{ 
      write_reg(0xE8E8)
      delay_us(50)
      DIAG_STAT = read_reg(0x3C)}
```
INPUT/OUTPUT FUNCTIONS

The DIO_CTRL register (see [Table 66\)](#page-24-2) provides configuration control options for the two digital input/output lines, DIO1 and DIO2.

Busy Indicator

The busy indicator is an output signal that indicates internal processor activity. This signal is active during data recording events or internal processing (GLOB_CMD functions, for example). The factory default setting for DIO_CTRL sets DIO1 as a positive, active high, busy indicator signal. When configured in this manner, use this signal to alert the master processor to read data from data buffers.

Trigger Input

The trigger function provides an input pin for starting record events with a signal pulse. Set DIO $CTRL[7:0] = 0x2F$ (DIN = 0xB62F) to configure DIO2 as a positive trigger input and keep DIO1 as a busy indicator. To start a trigger, the trigger input signal must transition from low to high and then from high to low. The recording process starts on the high-to-low transition, as shown in [Figure 23,](#page-24-4) and the pulse duration must be at least 2.6 µs.

Figure 23. Manual Trigger/Busy Indicator Sequence Example

Alarm Indicator

DIO_CTRL[5:2] provide controls for establishing DIO1 and/or DIO2 as a general alarm output indicator that goes active when any of the flags in DIAG_STAT[13:8] is active. For example, set $DIO_CTRL[7:0] = 0x12$ ($DIN = 0xB612$) to configure $DIO2$ as a generic alarm indicator with an active high polarity. ALM_ CTRL[6] (se[e Table 26\)](#page-17-3) provides an additional control, which enables DIO2 to reflect Alarm 2 and DIO1 to reflect Alarm 1 when they are selected as alarm indicators in DIO_CTRL[5:2]. For example, set $DIO_CTRL[7:0] = 0x17$ ($DIN = 0xB617$) and set ALM_CTRL $[6] = 1$ (DIN = 0xB440) to establish DIO2 as an active high Alarm 2 indicator and DIO1 as an active high Alarm 1 indicator. Set GLOB_CMD $[4] = 1$ (DIN = 0xBE10) to clear the DIAG_STAT error flags and restore the alarm indicator signal to its inactive state.

General-Purpose Input/Output

If the DIO_CTRL register configures either DIO1 or DIO2 as a general-purpose digital line, use the GPIO_CTRL register (see [Table 67\)](#page-24-3) to configure its input/output direction, set the output level when configured as an output, and monitor the status of an input.

SELF-TEST

Set GLOB_CMD $[2] = 1$ (DIN = 0xBE04) (se[e Table 64\)](#page-23-5) to run an automatic self-test routine, which reports a pass/fail result to DIAG_STAT[5] (se[e Table 65\)](#page-23-4).

FLASH MEMORY MANAGEMENT

Set GLOB_CMD $[5] = 1$ (DIN = 0xBE20) to run an internal checksum test on the flash memory, which reports a pass/fail result to DIAG_STAT[6]. The FLASH_CNT register (see [Table 68\)](#page-25-4) provides a running count of flash memory write cycles. This is a tool for managing the endurance of the flash memory[. Figure 24](#page-25-3) quantifies the relationship between data retention and junction temperature.

Table oo. Flastl_Civi (base Address = 0x00), Read Olliv					
Bits	Description				
[15:0]	Binary counter for writing to flash memory				
600					
450					
RETENTION (Years) 300					
150					
0					
	0069-015 40 70 135 150 30 55 85 100 125				
	JUNCTION TEMPERATURE (°C)				

JUNCTION TEMPERATURE (°C) Figure 24. Flash®/EE Memory Data Retention

DEVICE IDENTIFICATION

Table 70. LOT_ID2 (Base Address = 0x54), Read Only

Table 71. PROD_ID (Base Address = 0x56), Read Only

Table 72. SERIAL_NUM (Base Address = 0x58), Read Only

[Table 73](#page-25-9) shows a blank register that is available for writing userspecific identification.

Table 73. USER_ID (Base Address = 0x5C), Read/Write

APPLICATIONS INFORMATION

MATING CONNECTOR

The mating connector for the [ADIS16228,](http://www.analog.com/adis16228?doc=ADIS16228.pdf) J2, is the AVX[®] 04-6288-015-000-846[. Figure 25](#page-26-4) provides a close-up view of this connector, which clamps down on the flex cable to press its metal pads onto the metal pads inside of the mating connector.

BREAKOUT BOARD

The [ADIS16ACL1/PCBZ](http://www.analog.com/EVAL-ADIS16ACL1?doc=ADIS16228.pdf) breakout board provides a convenient means for connecting th[e ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) to an embedded processor, using a standard ribbon cable. This printed circuit board (PCB) provides four mounting holes (one in each corner), which provide clearance for 4-40 machine screws.

J1 is a 16-pin connector, which mates with 2 mm pitch, IDC ribbon cables, such as the TCSD series from Samtec®. The LEDs (D1 and D2) are not populated; however, the pads are available to install to provide a visual representation of the DIO1 and DIO2 signals. The pads accommodate VCC™ CMD28-21VRC/TR8, which works well when R1 and R2 are approximately 400 Ω (0603 pad sizes).

PC-BASED EVALUATION TOOLS

The [ADIS16ACL1/PCBZ](http://www.analog.com/EVAL-ADIS16ACL1?doc=ADIS16228.pdf) provides a simple way to connect the [ADIS16228](http://www.analog.com/adis16228?doc=ADIS16228.pdf) to the [EVAL-ADIS2](http://www.analog.com/eval-adis2-wiki-guide?doc=ADIS16228.pdf) evaluation system, which provides a PC-based method for evaluation of basic function and performance. For more information, visit the [EVAL-ADIS2](http://www.analog.com/eval-adis2-wiki-guide?doc=ADIS16228.pdf) [Evaluation System](http://www.analog.com/eval-adis2-wiki-guide?doc=ADIS16228.pdf) page on the Analog Devices, Inc., website.

Figure 26[. ADIS16ACL1/PCBZ](http://www.analog.com/EVAL-ADIS16ACL1?doc=ADIS16228.pdf) Top Level View/Dimensions

ADIS16228 Data Sheet

Figure 27. Electrical Schematic

OUTLINE DIMENSIONS

ORDERING GUIDE

¹ Z = RoHS Compliant Part.

©2011–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10069-0-4/18(F)

www.analog.com

Rev. F | Page 29 of 29