16-bit buffer/line driver; 5 V input/output tolerant; 3-state

Rev. 12 — 5 March 2012

**Product data sheet** 

### 1. General description

The 74LVC16244A; 74LVCH16244A are 16-bit non-inverting buffer/line drivers with 3-state bus compatible outputs. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. It features four output enable inputs,  $(1\overline{OE} \text{ to } 4\overline{OE})$  each controlling four of the 3-state outputs. A HIGH on  $n\overline{OE}$  causes the outputs to assume a high-impedance OFF-state.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.

The 74LVCH16244A bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

### 2. Features and benefits

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Multibyte flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- High-impedance when V<sub>CC</sub> = 0 V
- All data inputs have bus hold. (74LVCH16244A only)
- Complies with JEDEC standard:
  - ◆ JESD8-7A (1.65 V to 1.95 V)
  - ◆ JESD8-5A (2.3 V to 2.7 V)
  - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - ◆ MM JESD22-A115-B exceeds 200 V
  - ◆ CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C





## 3. Ordering information

Table 1. Ordering information

Type number	Temperature range	Package						
		Name	Description	Version				
74LVC16244ADL	–40 °C to +125 °C	SSOP48	plastic shrink small outline package; 48 leads;	SOT370-1				
74LVCH16244ADL			body width 7.5 mm					
74LVC16244ADGG	–40 °C to +125 °C	TSSOP48	plastic thin shrink small outline package;	SOT362-1				
74LVCH16244ADGG			48 leads; body width 6.1 mm					
74LVC16244AEV	–40 °C to +125 °C	VFBGA56	plastic very thin fine-pitch ball grid array package;	SOT702-1				
74LVCH16244AEV			56 balls; body $4.5 \times 7 \times 0.65$ mm					
74LVC16244ABX	–40 °C to +125 °C	HXQFN60	plastic compatible thermal enhanced extremely	SOT1134-2				
74LVCH16244ABX	_		thin quad flat package; no leads; 60 terminals; body $4\times6\times0.5$ mm					


## 4. Functional diagram





## 5. Pinning information

### 5.1 Pinning






Fig 6. Pin configuration SOT1134-2 (HXQFN60)

## 5.2 Pin description

Table 2. Pin description

Symbol	Pin			Description	
	SOT370-1 and SOT362-1	SOT702-1	SOT1134-2		
1 <u>0E</u> , 2 <u>0E</u> , 30E, 40E	1, 48, 25, 24	A1, A6, K6, K1	A30, A29, A14, A13	output enable input (active LOW)	
1Y0 to 1Y3	2, 3, 5, 6	B2, B1, C2, C1	B20, A31, D5, D1	data output	
2Y0 to 2Y3	8, 9, 11, 12	D2, D1, E2, E1	A2, B2, B3, A5	data output	
3Y0 to 3Y3	13, 14, 16, 17	F1, F2, G1, G2	A6, B5, B6, A9	data output	
4Y0 to 4Y3	19, 20, 22, 23	H1, H2, J1, J2	D2, D6, A12, B8	data output	
GND	4, 10, 15, 21, 28, 34, 39, 45	B3, B4, D3, D4, G3, G4, J3, J4	A32, A3, A8, A11, A16, A19, A24, A27	ground (0 V)	
V <sub>CC</sub>	7, 18, 31, 42	C3, C4, H3, H4	A1, A10, A17, A26	supply voltage	
1A0 to 1A3	47, 46, 44, 43	B5, B6, C5, C6	B18, A28, D8, D4	data input	
2A0 to 2A3	41, 40, 38, 37	D5, D6, E5, E6	A25, B16, B15, A22	data input	
3A0 to 3A3	36, 35, 33, 32	F6, F5, G6, G5	A21, B13, B12, A18	data input	
4A0 to 4A3	30, 29, 27, 26	H6, H5, J6, J5	D3, D7, A15, B10	data input	
n.c.	-	A2, A3, A4, A5, K2, K3, K4, K5	A4, A7, A20, A23, B1, B4, B7, B9, B11, B14, B17, B19	not connected	

## 6. Functional description

Table 3. Function table[1]

Control nOE	Input	Output
nOE	nAn	nYn
L	L	L
L	Н	Н
Н	X	Z

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					•
Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	$V_I < 0 V$	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	±50	mA
Vo	output voltage	output HIGH or LOW	<u>[2]</u> –0.5	$V_{CC} + 0.5$	V
		output 3-state	<u>[2]</u> –0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
I <sub>GND</sub>	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		<del>-</del> 65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C};$			
		(T)SSOP48 package	[3] _	500	mW
		VFBGA56 package	[4] -	1000	mW
		HXQFN60 package	[4] -	1000	mW

<sup>[1]</sup> The minimum input voltage ratings may be exceeded if the input current ratings are observed.

## 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		2.7	-	3.6	V
		functional	1.2	-	3.6	V
VI	input voltage		0	-	5.5	V
V <sub>O</sub>	output voltage	output HIGH or LOW	0	-	$V_{CC}$	V
		output 3-state	0	-	5.5	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.2 \text{ V to } 2.7 \text{ V}$	0	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	-	10	ns/V

<sup>[2]</sup> The output voltage ratings may be exceeded if the output current ratings are observed.

<sup>[3]</sup> Above 60 °C the value of Ptot derates linearly with 5.5 mW/K.

<sup>[4]</sup> Above 70 °C the value of  $P_{tot}$  derates linearly with 1.8 mW/K.

## 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	35 °C	-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
$V_{IH}$	HIGH-level input	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	1.7	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
$V_{IL}$	LOW-level input	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	-	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$						
	output voltage	$I_O = -100 \ \mu A;$ $V_{CC} = 1.65 \ V$ to 3.6 V	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
0_	LOW-level	$V_I = V_{IH}$ or $V_{IL}$						
	output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 V \text{ to } 3.6 V$	-	-	0.2	-	0.3	V
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
I <sub>I</sub>	input leakage current	$V_{CC} = 3.6 \text{ V};$ $V_{I} = 5.5 \text{ V or GND}$	-	±0.1	±5	-	±20	μА
l <sub>OZ</sub>	OFF-state output current [2]	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 3.6$ V; $V_O = 5.5$ V or GND;	-	±0.1	±5	-	±20	μА
l <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	±0.1	±10	-	±20	μΑ
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-	0.1	20	-	80	μА
Δl <sub>CC</sub>	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A}$	-	5	500	-	5000	μА
C <sub>I</sub>	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$	-	5.0	-	-	-	pF
I <sub>BHL</sub>	bus hold LOW	$V_{CC} = 1.65; V_I = 0.58 V$	10	-	-	10	-	μΑ
	current [3][4]	$V_{CC} = 2.3; V_I = 0.7 V$	30	-	-	25	-	μΑ
		$V_{CC} = 3.0; V_{I} = 0.8 \text{ V}$	75	-	-	60	-	μΑ

74LVC\_LVCH16244A

All information provided in this document is subject to legal disclaimers.

Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +85	S °C	–40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
I <sub>BHH</sub> bus hold HIGH current [3][4]	$V_{CC} = 1.65; V_I = 1.07 V$	-10	-	-	-10	-	μΑ	
	$V_{CC} = 2.3; V_I = 1.7 V$	-30	-	-	-25	-	μΑ	
	$V_{CC} = 3.0; V_I = 2.0 V$	-75	-	-	-60	-	μΑ	
I <sub>BHLO</sub>	I <sub>BHLO</sub> bus hold LOW	V <sub>CC</sub> = 1.95 V	200	-	-	200	-	μΑ
	overdrive current [3][5]	V <sub>CC</sub> = 2.7 V	300	-	-	300	-	μΑ
	<u> </u>	V <sub>CC</sub> = 3.6 V	500	-	-	500	-	μΑ
I <sub>BHHO</sub>	bus hold HIGH	V <sub>CC</sub> = 1.95 V	-200	-	-	-200	-	μΑ
	overdrive current [3][5]	V <sub>CC</sub> = 2.7 V	-300	-	-	-300	-	μΑ
	LORGA CONTRACTOR	$V_{CC} = 3.6 \text{ V}$	-500	-	-	-500	-	μΑ

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.

## 10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	–40 °C to	o +125 °C	Unit
				Min	Typ[2]	Max	Min	Max	
t <sub>pd</sub>	propagation	nAn to nYn; see Figure 7	[1]		•	,			
	delay	V <sub>CC</sub> = 1.2 V		-	11.0	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V		1.5	4.8	10.7	1.5	11.3	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	2.6	5.3	1.0	5.9	ns
		$V_{CC} = 2.7 \text{ V}$		1.0	2.6	4.7	1.0	6.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.1	2.2	4.1	1.1	5.5	ns
t <sub>en</sub>	enable time	nOE to nYn; see Figure 8	<u>[1]</u>						
		V <sub>CC</sub> = 1.2 V		-	15.0	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V		1.5	6.2	12.1	1.5	12.7	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	3.5	6.4	1.0	7.1	ns
		$V_{CC} = 2.7 \text{ V}$		1.0	3.3	5.8	1.0	7.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.8	4.6	1.0	6.0	ns
t <sub>dis</sub>	disable time	nOE to nYn; see Figure 8	<u>[1]</u>						
		V <sub>CC</sub> = 1.2 V		-	10.0	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V		2.5	4.4	8.7	2.5	9.4	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		1.0	2.4	4.9	1.0	5.3	ns
		V <sub>CC</sub> = 2.7 V		1.0	3.2	6.2	1.0	8.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.8	3.1	5.2	1.8	6.5	ns

Product data sheet

<sup>[2]</sup> The bus hold circuit is switched off when  $V_I > V_{CC}$  allowing 5.5 V on the input terminal.

<sup>[3]</sup> Valid for data inputs only. Control inputs do not have a bus hold circuit.

<sup>[4]</sup> The specified sustaining current at the data input holds the input below the specified  $V_I$  level.

<sup>[5]</sup> The specified overdrive current at the data input forces the data input to the opposite logic input state.

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9.

Symbol	Parameter	Conditions		–40 °C to +85 °C			-40 °C to +125 °C		Unit
			١	Min	Typ[2]	Max	Min	Max	
C <sub>PD</sub> power dissipation capacitance	per input; $V_I = GND$ to $V_{CC}$	l							
	V <sub>CC</sub> = 1.65 V to 1.95 V		-	4.8	-	-	-	pF	
	capacitance	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	8.3	-	-	-	pF
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	11.4	-	-	-	pF

[1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

 $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

 $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .

- [2] Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
- [3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz


C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 

### 11. Waveforms



Measurement points are given in Table 8.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig 7. The input (nAn) to output (nYn) propagation delays






Table 8. Measurement points

Supply voltage	V <sub>M</sub>	Input	Input						
V <sub>CC</sub>		VI	$t_r = t_f$	V <sub>X</sub>	V <sub>Y</sub>				
1.2 V	$0.5 \times V_{CC}$	V <sub>CC</sub>	≤ 2.5 ns	$V_{OL} + 0.15 V$	$V_{OH}-0.15\ V$				
1.65 V to 1.95 V	$0.5 \times V_{CC}$	$V_{CC}$	≤ 2.5 ns	V <sub>OL</sub> + 0.15 V	$V_{OH} - 0.15 V$				
2.3 V to 2.7 V	$0.5 \times V_{CC}$	$V_{CC}$	≤ 2.5 ns	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V				
2.7 V	1.5 V	2.7 V	≤ 2.5 ns	$V_{OL} + 0.3 V$	$V_{OH}-0.3\ V$				
3.0 V to 3.6 V	1.5 V	2.7 V	≤ 2.5 ns	$V_{OL} + 0.3 V$	$V_{OH}-0.3\ V$				





Test data is given in Table 9.

Definitions for test circuit:

 $R_L$  = Load resistance.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

V<sub>EXT</sub> = External voltage for measuring switching times.

Fig 9. Test circuit for measuring switching times


Table 9. Test data

Supply voltage	Input	Input		Load		V <sub>EXT</sub>		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>	$t_{PLZ}$ , $t_{PZL}$	t <sub>PHZ</sub> , t <sub>PZH</sub>	
1.2 V	$V_{CC}$	≤ 2 ns	30 pF	1 k $\Omega$	open	$2\times V_{CC}$	GND	
1.65 V to 1.95 V	$V_{CC}$	≤ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	$V_{CC}$	≤ 2 ns	30 pF	$500\Omega$	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	$500 \Omega$	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	$500 \Omega$	open	$2\times V_{CC}$	GND	

## 12. Package outline

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT370-1		MO-118			<del>99-12-27</del> 03-02-19

Fig 10. Package outline SOT370-1 (SSOP48)

74LVC\_LVCH16244A All information provided in this document is subject to legal disclaimers.

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT362-1		MO-153				<del>99-12-27</del> 03-02-19
					'	

Fig 11. Package outline SOT362-1 (TSSOP48)

74LVC\_LVCH16244A

All information provided in this document is subject to legal disclaimers.




Fig 12. Package outline SOT702-1 (VFBGA56)

74LVC\_LVCH16244A All information provided in this document is subject to legal disclaimers.




Fig 13. Package outline SOT1134-2 (HXQFN60)

74LVC\_LVCH16244A

All information provided in this document is subject to legal disclaimers.

## 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC_LVCH16244A v.12	20120305	Product data sheet	-	74LVC_LVCH16244A v.11
Modifications:	<ul> <li>For type numb SOT1134-2.</li> </ul>	er 74LVC16244ABX and	74LVCH16244ABX	the sot code has changed to
74LVC_LVCH16244A v.11	20111027	Product data sheet	-	74LVC_LVCH16244A v.10
Modifications:	• Table 4, Table	5, Table 6, Table 7, and	Table 9: values added	d for lower voltage ranges.
74LVC_LVCH16244A v.10	20110429	Product data sheet	-	74LVC_LVCH16244A v.9
Modifications:	<ul> <li>type numbers and 74LVCH10</li> </ul>		LVCH16244ABQ ch	anged to 74LVC16244ABX
	<ul> <li>Figure 6: figure</li> </ul>	e note 1 changed.		
74LVC_LVCH16244A v.9	20100318	Product data sheet	-	74LVC_LVCH16244A v.8
74LVC_LVCH16244A v.8	20081117	Product data sheet	-	74LVC_LVCH16244A v.7
74LVC_LVCH16244A v.7	20031208	Product specification	-	74LVC_LVCH16244A v.6
74LVC_LVCH16244A v.6	20030130	Product specification	-	74LVC_LVCH16244A v.5
74LVC_LVCH16244A v.5	20021030	Product specification	-	74LVC_H16244A v.4
74LVC_H16244A v.4	19971028	Product specification	-	74LVC16244A_ 74LVCH16244A v.3
74LVC16244A_ 74LVCH16244A v.3	19971028	Product specification	-	74LVC16244A v.2
74LVC16244A v.2	19970630	Product specification	-	74LVC16244A v.1
74LVC16244A v.1	-	-	-	-

16-bit buffer/line driver; 5 V input/output tolerant; 3-state

## 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC LVCH16244A

All information provided in this document is subject to legal disclaimers.

### 16-bit buffer/line driver; 5 V input/output tolerant; 3-state

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

### **NXP Semiconductors**

16-bit buffer/line driver; 5 V input/output tolerant; 3-state

### 17. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 5
6	Functional description 5
7	Limiting values 6
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics 8
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks18
16	Contact information 18
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.