







CSD25483F4 SLPS449F - OCTOBER 2013 - REVISED JANUARY 2022

CSD25483F4 20-V P-Channel FemtoFET **MOSFET**

1 Features


- Ultra-low on-resistance
- Ultra-low $\mathbf{Q}_{\mathbf{g}}$ and $\mathbf{Q}_{\mathbf{gd}}$
- High operating drain current
- Ultra-small footprint (0402 case size)
 - 1.0 mm × 0.6 mm
- Ultra-low profile
 - Maximum height: 0.36-mm
- Integrated ESD protection diode
 - Rated > 4-kV HBM
 - Rated > 2-kV CDM
- Lead and halogen free
- RoHS compliant

2 Applications

- Optimized for load switch applications
- Optimized for general purpose switching applications
- **Battery applications**
- Handheld and mobile applications

3 Description

This 210-mΩ, 20-V P-Channel FemtoFET™ MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.



Typical Device Dimensions

Product Summary

T _A = 25°	С	TYPICAL VA	UNIT	
V _{DS}	Drain-to-source voltage	age –20		V
Qg	Gate charge total (-4.5 V)	959	рC	
Q _{gd}	Gate charge gate-to-drain	161	рC	
		V _{GS} = -1.8 V	530	mΩ
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = -2.5 V	338	mΩ
		V _{GS} = -4.5 V	210	mΩ
V _{GS(th)}	Threshold voltage	-0.95		V

Ordering Information⁽¹⁾


DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD25483F4	3000	7-Inch	Femto (0402)	Tape and
CSD25483F4T	250	Reel	1.0-mm × 0.6-mm Land Grid Array (LGA)	Reel

For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 25	s°C	VALUE	UNIT
V _{DS}	Drain-to-source voltage	-20	V
V _{GS}	Gate-to-source voltage	-12	V
I _D	Continuous drain current ⁽¹⁾	-1.6	Α
I _{DM}	Pulsed drain current ⁽²⁾	-6.5	Α
	Continuous gate clamp current	-35	mA
l _G	Pulsed gate clamp current ⁽²⁾	-350	IIIA
P _D	Power dissipation ⁽¹⁾	500	mW
V	Human body model (HBM)	4	kV
V _(ESD)	Charged device model (CDM)	2	kV
T _J , T _{stg}	Operating junction and storage temperature range	-55 to 150	°C

- Typical $R_{\theta JA} = 85^{\circ} \text{C/W} \text{ on } 1\text{-inch}^2 \text{ (6.45 cm}^2\text{), 2-oz.}$ (0.071 mm thick) Cu pad on a 0.06-inch (1.52 mm) thick FR4
- (2) Pulse duration ≤ 300 µs, duty cycle ≤ 2%



Top View



Table of Contents

1 Features	1	6.1 Trademarks	6
2 Applications	1	6.2 Electrostatic Discharge Caution	6
3 Description	1	6.3 Glossary	6
4 Revision History	<mark>2</mark>		
5 Specifications	<mark>3</mark>	7.1 Mechanical Dimensions	<mark>7</mark>
5.1 Electrical Characteristics		7.2 Recommended Minimum PCB Layout	8
5.2 Thermal Information	<mark>3</mark>	7.3 Recommended Stencil Pattern	<mark>8</mark>
5.3 Typical MOSFET Characteristics	4	7.4 CSD25483F4 Embossed Carrier Tape Dimension	າຣ9
6 Device and Documentation Support	<mark>6</mark>	·	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision E (October 2021) to Revision F (January 2022)	Page
	Changed Maximum height from "0.35 mm" to "0.36 mm" in Features	
	Changed height dimension from "0.35 mm" to "0.36 mm" in <i>Typical Device Dimensions</i>	
•	Changed maximum height dimension from "0.35 mm" to "0.36 mm" in <i>Mechanical Dimensions</i>	
C	nanges from Revision D (October 2014) to Revision E (October 2021)	Page
	Updated the numbering format for tables, figures, and cross-references throughout the document Added footnote with link to support document	
C	nanges from Revision C (July 2014) to Revision D (October 2014)	Page
•	Corrected timing V _{DS} to read –10 V	3
_		
C	nanges from Revision B (February 2014) to Revision C (July 2014) Corrected capacitance units to read pF in Figure 5-5	Page
C	nanges from Revision B (February 2014) to Revision C (July 2014)	Page
C	nanges from Revision B (February 2014) to Revision C (July 2014) Corrected capacitance units to read pF in Figure 5-5 nanges from Revision A (December 2013) to Revision B (February 2014)	Page
	nanges from Revision B (February 2014) to Revision C (July 2014) Corrected capacitance units to read pF in Figure 5-5 nanges from Revision A (December 2013) to Revision B (February 2014) Updated lead and halogen free in features	Page Page
	nanges from Revision B (February 2014) to Revision C (July 2014) Corrected capacitance units to read pF in Figure 5-5 nanges from Revision A (December 2013) to Revision B (February 2014) Updated lead and halogen free in features Added I _G parameter.	Page Page1
	nanges from Revision B (February 2014) to Revision C (July 2014) Corrected capacitance units to read pF in Figure 5-5 nanges from Revision A (December 2013) to Revision B (February 2014) Updated lead and halogen free in features	Page Page11
<u>C</u> :	nanges from Revision B (February 2014) to Revision C (July 2014) Corrected capacitance units to read pF in Figure 5-5 nanges from Revision A (December 2013) to Revision B (February 2014) Updated lead and halogen free in features Added I _G parameter Lowered I _{DSS} limit Lowered I _{GSS} limit	Page1113
	nanges from Revision B (February 2014) to Revision C (July 2014) Corrected capacitance units to read pF in Figure 5-5 nanges from Revision A (December 2013) to Revision B (February 2014) Updated lead and halogen free in features Added I _G parameter. Lowered I _{DSS} limit.	Page Page 1 3 3 Page
	nanges from Revision B (February 2014) to Revision C (July 2014) Corrected capacitance units to read pF in Figure 5-5 nanges from Revision A (December 2013) to Revision B (February 2014) Updated lead and halogen free in features Added I _G parameter Lowered I _{DSS} limit Lowered I _{GSS} limit nanges from Revision * (October 2013) to Revision A (December 2013)	Page Page Page

5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS				•	
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_{DS} = -250 \mu\text{A}$	-20			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = -16 V			-100	nA
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = -12 V			-50	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_{DS} = -250 \mu A$	-0.70	-0.95	-1.2	V
		V _{GS} = -1.8 V, I _{DS} = -0.1 A		530	1070	mΩ
Б	Drain-to-Source On-Resistance	$V_{GS} = -2.5 \text{ V}, I_{DS} = -0.5 \text{ A}$		338	390	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_{DS} = -0.5 \text{ A}$		210	245	mΩ
		$V_{GS} = -8 \text{ V}, I_{DS} = -0.5 \text{ A}$		175	205	mΩ
g _{fs}	Transconductance	$V_{DS} = -10 \text{ V}, I_{DS} = -0.5 \text{ A}$		1.4		S
DYNAMI	C CHARACTERISTICS					
C _{iss}	Input Capacitance			198		pF
C _{oss}	Output Capacitance	, 50		82		pF
C _{rss}	Reverse Transfer Capacitance	,		5.8		pF
R _G	Series Gate Resistance			20		Ω
Qg	Gate Charge Total (4.5 V)			959		рС
Q _{gd}	Gate Charge Gate-to-Drain	V - 10 V I - 0 5 A		160		рC
Q _{gs}	Gate Charge Gate-to-Source	V _{DS} = -10 V, I _{DS} = -0.5 A		252		рC
Q _{g(th)}	Gate Charge at V _{th}	$V_{DS} = -10 \text{ V}, I_{DS} = -0.5 \text{ A}$ $V_{GS} = 0 \text{ V}, V_{DS} = -10 \text{ V},$ $f = 1 \text{ MHz}$ $V_{DS} = -10 \text{ V}, I_{DS} = -0.5 \text{ A}$ $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$ $I_{DS} = -0.5 \text{ A}, R_G = 2 \Omega$		122		рC
Q _{oss}	Output Charge	V _{DS} = -10 V, V _{GS} = 0 V		1081		рС
t _{d(on)}	Turn On Delay Time			4.3		ns
t _r	Rise Time	V _{DS} = -10 V, V _{GS} = -4.5 V,		3.7		ns
t _{d(off)}	Turn Off Delay Time			17.4		ns
t _f	Fall Time			7		ns
DIODE C	CHARACTERISTICS					
V _{SD}	Diode Forward Voltage	I _{SD} = -0.5 A, V _{GS} = 0 V		-0.75		V
Q _{rr}	Reverse Recovery Charge	V = 40 V I = 0 E A di/dt = 400 A/···		1060		рC
t _{rr}	Reverse Recovery Time	V_{DS} = -10 V, I_F = -0.5 A, di/dt = 100 A/ μ s		7.5		ns

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)


	THERMAL METRIC	TYPICAL VALUES	UNIT
D	Junction-to-Ambient Thermal Resistance (1)	85	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ⁽²⁾	245	C/VV


 ⁽¹⁾ Device mounted on FR4 material with 1-inch² (6.45 cm²), 2-oz. (0.071-mm thick) Cu.
 (2) Device mounted on FR4 material with minimum Cu mounting area.





5.3 Typical MOSFET Characteristics


(T_A = 25°C unless otherwise stated)












5.3 Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)





6 Device and Documentation Support

6.1 Trademarks

FemtoFET[™] is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.3 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.


Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated


7 Mechanical Data

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions







- A. All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- B. This drawing is subject to change without notice.
- C. This package is a PB-free solder land design.

Pin Configuration


Position	Designation				
Pin 1	Gate				
Pin 2	Source				
Pin 3	Drain				

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).


7.3 Recommended Stencil Pattern




A. All dimensions are in millimeters.



7.4 CSD25483F4 Embossed Carrier Tape Dimensions





A. Pin 1 is oriented in the top-right quadrant of the tape enclosure (quadrant 2), closest to the carrier tape sprocket holes.

www.ti.com 9-Mar-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD25483F4	ACTIVE	PICOSTAR	YJC	3	3000	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	DR	Samples
CSD25483F4T	ACTIVE	PICOSTAR	YJC	3	250	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	DR	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


www.ti.com

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Sep-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD25483F4	PICOSTAF	YJC	3	3000	178.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD25483F4	PICOSTAF	YJC	3	3000	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD25483F4T	PICOSTAF	YJC	3	250	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2

www.ti.com 13-Sep-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD25483F4	PICOSTAR	YJC	3	3000	220.0	220.0	35.0
CSD25483F4	PICOSTAR	YJC	3	3000	182.0	182.0	20.0
CSD25483F4T	PICOSTAR	YJC	3	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated