


1.5 A low-dropout linear regulator with programmable soft-start




DFN10 3 x 3
wettable flanks

Maturity status link

[LD59150](#)

Features

- AEC-Q100 qualified 
- Dual supply pins
 - V_{IN} : 0.8 V to 5.5 V
 - V_{BIAS} : 2.7 V to 5.5 V
- V_{OUT} range: 0.8 V to 3.6 V
- Ultra low-dropout: 65 mV typ. (125 mV max.) at 1.5 A
- High V_{OUT} accuracy
 - 0.5% typ. at T_{amb}
 - 2% max.
- Power Good function
- Programmable soft-start
- Thermal shutdown
- Current limitation circuit
- Adjustable output voltage
- Stable with low ESR output capacitor (> 2.2 μ F)
- DFN10 (3x3) mm package with wettable flanks
- Operating temperature range: - 40 °C + 125 °C

Applications

- Automotive and industrial post regulation
- Generic POL
- Automotive and industrial ASICs and FPGA supply
- Telecom infrastructure
- A.D.A.S. (advanced driver-assistance systems)

Description

The **LD59150** is a 1.5 A LDO regulator, designed to be used in several environments.

Two versions, Industrial and AEC-Q100 are available.

NMOS topology allows $R_{DS(on)}$ of the pass-element to be reduced, which results in a very small dropout voltage even with a very low input supply voltage.

Output voltage can be adjusted from 0.8 to 3.6 V, by an external resistor divider.

The programmable soft-start circuit offers the possibility to control the inrush current at start-up providing a monotonic supply voltage to the load.


The **LD59150** has enable pin to turn on/off (EN) the regulator and Power Good to monitor the regulated output voltage (PG).

The combination of both can be used to set a desired power sequence in case of multiple regulated rails.

The **LD59150** embeds protection functions, such as: current limit and thermal shutdown.


1 Diagram

Figure 1. Block diagram



2 Pin configuration

Figure 2. Pin connection (top view)




DFN10 - 3 x 3

Table 1. Pin description

| Pin n° | Symbol | Function |
|-------------|-------------|---|
| 1, 2 | V_{IN} | Input pin |
| 3 | PG | Power Good |
| 4 | V_{BIAS} | Bias supply pin |
| 5 | EN | Enable pin logic input: low = shutdown, high = active Do not leave floating |
| 6 | GND | Ground |
| 7 | SS | Soft-start |
| 8 | FB | Feedback pin |
| 9, 10 | V_{OUT} | Regulated output |
| Exposed pad | Exposed pad | Must be connected to GND |

3 Typical application

Figure 3. Typical application circuit



4 Maximum ratings

Table 2. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|-------------------|--------------------------------------|--|------|
| V _{IN} | Input voltage pin | -0.3 to 6 | V |
| V _{BIAS} | Bias supply pin | - 0.3 to 6 | V |
| V _{OUT} | DC output voltage | -0.3 to V _{IN} + 0.3 | V |
| V _{EN} | Enable input voltage | -0.3 to 6 | V |
| V _{ADJ} | Adjustable pin voltage | -0.3 to 6 | V |
| V _{SS} | Soft-start pin | -0.3 to 6 | V |
| V _{PG} | Power Good pin | -0.3 to 6 | V |
| I _{OUT} | Output current | Internally limited | mA |
| P _{DIS} | Maximum power dissipation | Refer to Table 3. Thermal data | W |
| I _{PG} | Power Good sink current | 0 to 1.5 | mA |
| T _{ST} | Storage temperature range | -55 to 150 | °C |
| T _J | Operating junction temperature range | -40 to 150 | °C |

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 3. Thermal data

| Symbol | Parameter | Value | Unit |
|-------------------|-------------------------------------|-------|------|
| R _{thJA} | Thermal resistance junction-ambient | 47.5 | °C/W |
| R _{thJC} | Thermal resistance junction-case | 8 | °C/W |

Note: Thermal resistance refers to 4 layer JEDEC PCB (2S2P) test board with thermal vias.

Table 4. ESD data

| Symbol | Parameter | DFN10 3 x 3 | Unit |
|--------|----------------------|-------------|------|
| HBM | Human body model | ± 2000 | V |
| CDM | Charged device model | ± 750 | V |

5 Electrical characteristics

$T_J = -40\text{ °C}$ to $+125\text{ °C}$, typical values refer to $T_J = +25\text{ °C}$, $V_{IN} = V_{OUT} + 0.3\text{ V}$, $V_{EN} = 1.1\text{ V}$, $V_{BIAS} = 5\text{ V}$, $I_{OUT} = 50\text{ mA}$, $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$, $C_{BIAS} = 0.1\text{ }\mu\text{F}$, $C_{SS} = 1\text{ nF}$ unless otherwise specified.

Table 5. Electrical characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|------------------|--|--|----------------------|---------------------|-------|---------------------|
| V_{IN} | Operating input voltage | | $V_{OUT} + V_{drop}$ | | 5.5 | V |
| V_{BIAS} | Bias pin voltage | | 2.7 | | 5.5 | V |
| V_{REF} | Reference voltage | $T = +25\text{ °C}$ | 0.796 | 0.8 | 0.804 | V |
| V_{OUT} | Range | $V_{IN} = 5.5\text{ V}$, $I_{OUT} = 1.5\text{ A}$ | V_{REF} | | 3.6 | V |
| | Accuracy | $50\text{ mA} < I_{OUT} < 1.5\text{ A}$, $2.97\text{ V} < V_{BIAS} < 5.5\text{ V}$ | -2 | ± 0.5 | +2 | % |
| | Line regulation | $V_{OUT(nom)} + 0.3\text{ V} < V_{IN} < 5.5\text{ V}$ | | 0.01 | | %/V |
| | Load regulation | $50\text{ mA} < I_{OUT} < 1.5\text{ A}$ | | 0.02 | | %/A |
| $V_{drop}^{(1)}$ | V_{IN} dropout voltage | $I_{OUT} = 1.5\text{ A}$, $V_{BIAS} - V_{OUT} > 3.25\text{ V}$ | | 65 | 125 | mV |
| | V_{BIAS} dropout voltage | $I_{OUT} = 1.5\text{ A}$, $V_{IN} = V_{BIAS}$ | | 0.92 | 1.1 | V |
| $I_{cl}^{(2)}$ | Current limit | $V_{OUT} = 80\% \times V_{OUT(nom)}$ | 2.0 | 3 | 5.5 | A |
| I_{BIAS} | Bias pin current | | | 0.88 | 1.5 | mA |
| I_{SHDN} | Shutdown supply current | $V_{EN} < 0.4\text{ V}$ (measured through GND) | | 1 | 50 | μA |
| I_{FB} | Feedback pin current | | -1 | 0.001 | +1 | μA |
| PSRR | Power supply rejection (V_{IN} to V_{OUT}) | $f = 1\text{ kHz}$, $I_{OUT} = 1.5\text{ A}$, $V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.5\text{ V}$ | | 70 | | dB |
| | | $f = 300\text{ kHz}$, $I_{OUT} = 1.5\text{ A}$, $V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.5\text{ V}$ | | 30 | | |
| | Power supply rejection (V_{BIAS} to V_{OUT}) | $f = 1\text{ kHz}$, $I_{OUT} = 1.5\text{ A}$, $V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.5\text{ V}$ | | 75 | | dB |
| | | $f = 300\text{ kHz}$, $I_{OUT} = 1.5\text{ A}$, $V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.5\text{ V}$ | | 40 | | |
| Noise | Output noise voltage | $f = 100\text{ Hz}$ to 100 kHz , $I_{OUT} = 1.5\text{ A}$, $C_{SS} = 1\text{ nF}$ | | $25 \times V_{OUT}$ | | μV_{RMS} |
| I_{SS} | Soft-start charging current | $V_{SS} = 0.4\text{ V}$ | | 0.44 | | μA |
| T_{str} | Min. start-up time | $I_{OUT} = 1\text{ A}$, $C_{SS} = \text{floating}$ | | 100 | | μs |
| V_{EN-H} | Enable input high | | 1.1 | | 5.5 | V |
| V_{EN-L} | Enable input low | | 0 | | 0.4 | V |
| $V_{EN-Hyst}$ | Enable hysteresis | | | 50 | | mV |
| T_{DG} | Enable deglitch time | | | 20 | | μs |
| I_{EN} | Enable pin current | $V_{EN} = 5\text{ V}$ | | 0.1 | 1 | μA |
| V_{IT} | Power Good threshold | V_{OUT} decreasing | 85 | 90 | 94 | % V_{OUT} |
| V_{HYS} | Power Good hysteresis | | | 3 | | % V_{OUT} |
| V_{PG-L} | Power Good low voltage | | | | 0.3 | V |
| I_{LK} | Power Good leakage | $V_{PG} = 5.25\text{ V}$, $V_{OUT} > V_{IT}$ | | 0.1 | 1 | μA |

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------|------------------------------|----------------------------|------|------|------|------|
| T _{SD} | Thermal shutdown temperature | High temperature threshold | | 165 | | °C |
| | | Thermal hysteresis | | 20 | | |

1. Dropout is defined as the voltage drop when V_{OUT} is 3% below nominal voltage.
2. Maximum value is guaranteed by design and not tested in production.

6 Application information

6.1 Output voltage setting

The output voltage can be set from 0.8 V (V_{REF}) up to the input voltage minus the voltage drop across the pass transistor (dropout voltage), by connecting a resistor divider between the feedback (FB) pin and the output, thus allowing a remote voltage sensing.

With reference to the typical circuit shown in Figure 3, the resistor divider can be designed by the following equation:

$$V_{OUT} = V_{REF} (1 + R_1/R_2), \text{ with } V_{REF} = 0.8 \text{ V typ.}$$

It is recommended to use resistors with values in the range from 5 k Ω to 100 k Ω . Lower values can also be suitable, but current consumption increases.

The following table shows some examples of R_1 , R_2 choices, among standard 1% resistors, to obtain the most common output voltages.

Table 6. Resistor divider settings for common output voltages

| V_{OUT} | R_1 | R_2 |
|------------------|-------|-------|
| 0.8 (V_{FB}) | Short | Open |
| 0.9 | 0.619 | 4.99 |
| 1 | 1.13 | 4.53 |
| 1.05 | 1.37 | 4.42 |
| 1.1 | 1.87 | 4.99 |
| 1.2 | 2.49 | 4.99 |
| 1.5 | 4.12 | 4.75 |
| 1.8 | 3.57 | 2.87 |
| 2.5 | 3.57 | 1.69 |
| 3.3 | 3.57 | 1.15 |

6.2 Soft-start time programming

The LD59150 provides a monotonic soft-start feature, which is useful in those applications requiring controlled power-up sequences and low inrush current during the turn-on phase.

The soft-start time, defined as the duration of output voltage ramp, from enable pin assertion to Power Good flag releasing, can be adjusted by the user through an external capacitor (C_{SS}).

C_{SS} capacitor is charged with a constant current (I_{SS}) and its voltage compared to the internal voltage reference, therefore the soft-start time can be calculated as follows:

$$t_{SS} = (V_{REF} \times C_{SS}) / I_{SS} \quad (1)$$

with $V_{REF} = 0.8 \text{ V typ.}$, $I_{SS} = 0.44 \text{ }\mu\text{A typ.}$

To achieve a good quality, low leakage ceramic capacitors are recommended for C_{SS} .

6.3 Power Good

Power Good function provides a flag showing that the output voltage is in the correct range. Power Good signal is available on the PG open-drain pin.

A partition of the output voltage (via the output resistor divider), is sensed on the feedback pin.

When the output voltage surpasses $V_{IT} + V_{HYS}$, Power Good pin is set to high impedance. When V_{OUT} falls below V_{IT} , the Power Good pin is pulled low.

If the device is disabled (EN pin low), the PG signal is set to low state.

Power Good function requires an external pull-up resistor, which may be connected to any potential lower than 5.5 V. PG pin typical current capability is up to 1 mA, so it is advisable to choose a pull-up resistor in the range from 10 k Ω to 1 M Ω . If Power Good function is not used, PG pin has to remain floating.

6.4 Protection features

Current limit

The LD59150 embeds a constant-current limit circuit, which acts in case of overload or short-circuit on the output, clamping the load current to a safe value (typ. 3 A).

Normal operation is restored if the overload disappears, but prolonged operation in current limit may lead to high power dissipation inside the LDO and therefore to thermal shutdown.

Thermal protection

An internal thermal feedback loop disables the output voltage if the die temperature reaches approximately 165 °C. This feature protects the device from an excessive temperature that could lead to a permanent damage of the LDO.

Once the thermal protection is triggered and the device is shut down, normal operation is automatically recovered if the die temperature falls below 145 °C (thermal protection hysteresis of 20 °C typically).

Current and thermal limit protections are designed to protect the LDO from an excessive power dissipation and not intended to replace a proper thermal and electrical design of the application. Continuous operation above the maximum ratings may lead to permanent damage of the device.

6.5 Power dissipation

An accurate PCB design is recommended, to ensure that the device internal junction temperature is kept below 150 °C, in all the operating conditions. The thermal energy generated by the device flows from the die surface to the PCB copper area through the package leads.

The PCB copper area acts as a heat sink. The footprint copper pads should be as wide as possible to spread and dissipate the heat to the surrounding environment. Thermal micro-vias to the inner or backside copper layers improve the overall thermal performance of the device.

The power dissipation of the LDO depends on the input voltage, output voltage and output current and is given by:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

The junction temperature of the device is:

$$T_{J_MAX} = T_A + R_{thJA} \times P_D \quad (3)$$

where: T_{J_MAX} is the maximum allowable junction temperature of the die, 150 °C; T_A is the ambient temperature; R_{thJA} is the thermal resistance junction-to-ambient.

With the above equation it is possible to calculate the maximum allowable power dissipation, therefore the maximum load current for a certain voltage drop. Appropriate de-rating of the operating conditions should be applied accordingly.

7 Typical performance characteristics

$T_J = 25\text{ }^\circ\text{C}$, $V_{IN} = V_{OUT} + 0.3\text{ V}$, $V_{BIAS} = 5\text{ V}$, $V_{OUT} = V_{REF}$, $V_{EN} = 1.1\text{ V}$, $I_{OUT} = 50\text{ mA}$, $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$,
 $C_{BIAS} = 0.1\text{ }\mu\text{F}$, $C_{SS} = 1\text{ nF}$ unless otherwise specified.

Figure 4. Output voltage vs. temperature and V_{BIAS}
($I_{OUT} = 50\text{ mA}$)




Figure 5. Output voltage vs. temperature and V_{BIAS}
($I_{OUT} = 1.5\text{ A}$)




Figure 6. Line regulation vs. temperature




Figure 7. Load regulation vs. temperature










Figure 8. Bias pin current vs. temperature

Figure 9. Soft-start charging current vs. temperature

Figure 10. Current limit vs. temperature

Figure 11. V_{IN} dropout voltage vs. temperature ($I_{OUT} = 1.5 A$)

Figure 12. V_{BIAS} dropout voltage vs. temperature ($I_{OUT} = 1.5 A$)

Figure 13. V_{BIAS} PSRR vs. frequency ($V_{IN} = 1.8 V$, $V_{OUT} = 1.2 V$)








Figure 14. V_{IN} PSRR vs. frequency ($V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.2\text{ V}$)

Figure 15. Noise spectral density

Figure 16. Line transient

Figure 17. Load transient

Figure 18. Turn-on time ($C_{SS} = 0\text{ nF}$)

Figure 19. Turn-on time ($C_{SS} = 1\text{ nF}$)


Figure 20. Turn-on time ($C_{SS} = 2.2 \text{ nF}$)





Figure 21. Turn-on time ($C_{SS} = 10 \text{ nF}$)



8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 DFN10 (3x3 mm) package information

Figure 22. DFN10 (3x3 mm) package outline




Table 7. DFN10 (3x3 mm) mechanical data

| Dim. | mm | | |
|------|------------|------|------|
| | Min. | Typ. | Max. |
| A | 0.80 | 0.85 | 0.90 |
| A1 | 0.00 | | 0.05 |
| A3 | 0.203 Ref. | | |
| b | 0.20 | 0.25 | 0.30 |
| D | 2.95 | 3.00 | 3.05 |
| D2 | 2.30 | 2.40 | 2.50 |
| e | 0.50 BSC | | |
| E | 2.95 | 3.00 | 3.05 |
| E2 | 1.55 | 1.65 | 1.75 |
| E3 | 0.25 Ref. | | |
| E4 | 0.50 Ref. | | |
| L | 0.30 | 0.40 | 0.50 |
| K | 0.275 Ref. | | |
| N | 10 | | |
| aaa | 0.15 | | |
| bbb | 0.10 | | |
| ccc | 0.10 | | |
| ddd | 0.05 | | |
| eee | 0.08 | | |

Figure 23. DFN10 (3x3 mm) recommended footprint




Figure 24. DFN10 (3x3 mm) tape and reel






Figure 25. DFN10 (3x3 mm) reel oriented



9 Ordering information

Table 8. Order codes

| Order code | | Marking | Output voltage |
|------------|-------------|---------|----------------|
| Automotive | LD59150PURY | 595A | Adjustable |
| Industrial | LD59150PUR | 595I | |

Revision history

Table 9. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 06-Mar-2018 | 1 | Initial release. |
| 15-May-2018 | 2 | Updated marking in the device summary on the cover page. |
| 22-Jun-2018 | 3 | Added footnote I_{CL} in Table 5. Electrical characteristics. Minor text change in Section 6.3 Power Good. |
| 16-Apr-2020 | 4 | Updated the cover page and minor text changes. |
| 11-Nov-2020 | 5 | Added new LD59150PUR order code in Section 9 Ordering information and new Figure 25. DFN10 (3x3 mm) reel oriented. |
| 06-Dec-2022 | 6 | Updated figure on the cover page. |
| 23-May-2023 | 7 | Updated figure Figure 21 . |

Contents

| | | |
|------------|--|-----------|
| 1 | Diagram | 2 |
| 2 | Pin configuration | 3 |
| 3 | Typical application | 4 |
| 4 | Maximum ratings | 5 |
| 5 | Electrical characteristics | 6 |
| 6 | Application information | 8 |
| 6.1 | Output voltage setting | 8 |
| 6.2 | Soft-start time programming | 8 |
| 6.3 | Power Good | 8 |
| 6.4 | Protection features | 9 |
| 6.5 | Power dissipation | 9 |
| 7 | Typical performance characteristics | 10 |
| 8 | Package information | 14 |
| 8.1 | DFN10 (3x3 mm) package information | 14 |
| 9 | Ordering information | 17 |
| | Revision history | 18 |

List of tables

| | | |
|-----------------|--|----|
| Table 1. | Pin description | 3 |
| Table 2. | Absolute maximum ratings | 5 |
| Table 3. | Thermal data | 5 |
| Table 4. | ESD data | 5 |
| Table 5. | Electrical characteristics | 6 |
| Table 6. | Resistor divider settings for common output voltages | 8 |
| Table 7. | DFN10 (3x3 mm) mechanical data | 15 |
| Table 8. | Order codes | 17 |
| Table 9. | Document revision history | 18 |

List of figures

| | | |
|-------------------|--|----|
| Figure 1. | Block diagram | 2 |
| Figure 2. | Pin connection (top view) | 3 |
| Figure 3. | Typical application circuit | 4 |
| Figure 4. | Output voltage vs. temperature and V_{BIAS} ($I_{OUT} = 50\text{ mA}$) | 10 |
| Figure 5. | Output voltage vs. temperature and V_{BIAS} ($I_{OUT} = 1.5\text{ A}$) | 10 |
| Figure 6. | Line regulation vs. temperature | 10 |
| Figure 7. | Load regulation vs. temperature | 10 |
| Figure 8. | Bias pin current vs. temperature | 11 |
| Figure 9. | Soft-start charging current vs. temperature | 11 |
| Figure 10. | Current limit vs. temperature | 11 |
| Figure 11. | V_{IN} dropout voltage vs. temperature ($I_{OUT} = 1.5\text{ A}$) | 11 |
| Figure 12. | V_{BIAS} dropout voltage vs. temperature ($I_{OUT} = 1.5\text{ A}$) | 11 |
| Figure 13. | V_{BIAS} PSRR vs. frequency ($V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.2\text{ V}$) | 11 |
| Figure 14. | V_{IN} PSRR vs. frequency ($V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.2\text{ V}$) | 12 |
| Figure 15. | Noise spectral density | 12 |
| Figure 16. | Line transient | 12 |
| Figure 17. | Load transient | 12 |
| Figure 18. | Turn-on time ($C_{SS} = 0\text{ nF}$) | 12 |
| Figure 19. | Turn-on time ($C_{SS} = 1\text{ nF}$) | 12 |
| Figure 20. | Turn-on time ($C_{SS} = 2.2\text{ nF}$) | 13 |
| Figure 21. | Turn-on time ($C_{SS} = 10\text{ nF}$) | 13 |
| Figure 22. | DFN10 (3x3 mm) package outline | 14 |
| Figure 23. | DFN10 (3x3 mm) recommended footprint | 15 |
| Figure 24. | DFN10 (3x3 mm) tape and reel | 16 |
| Figure 25. | DFN10 (3x3 mm) reel oriented | 16 |

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved