

## *Ultra-Low Power Stereo CODEC with Audio Enhancement DSP, 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers*

### <span id="page-0-0"></span>**DESCRIPTION**

The WM8962 is a low power, high performance stereo CODEC designed for portable digital audio applications.

An integrated charge pump provides a ground referenced output which removes the need for DC-blocking capacitors on the headphone outputs, and uses the Wolfson 'Class-W' amplifier techniques - incorporating an innovative dual-mode charge pump architecture - to optimise efficiency and power consumption during playback. A DC Servo is used to reduce DC ground offsets. This improves power consumption and minimises pops and clicks.

Stereo class D speaker drivers provide 1W per channel into  $8\Omega$ loads, or 2W mono into a  $4\Omega$  load, with a 5V supply. Low leakage, excellent PSRR and pop/click suppression mechanisms also allow direct battery connection to the speaker supply. Flexible speaker boost settings allow speaker output power to be maximised while minimising other analogue supply currents.

Control sequences for audio path setup can be pre-loaded and executed by an integrated sequencer to reduce software driver development and eliminate pops and clicks via SilentSwitch™ technology.

Flexible input configuration: four stereo inputs or eight mono inputs on Left or Right ADC, with a complete analogue (four single-ended stereo inputs) and digital microphone interface. External component requirements are drastically reduced as no separate microphone, speaker or headphone amplifiers are required. Advanced on-chip digital signal processing performs automatic level control for the microphone or line input.

Stereo 24-bit sigma-delta ADCs and DACs are used with low power over-sampling digital interpolation and decimation filters and a flexible digital audio interface.

A programmable audio enhancement DSP is included with multiple preset algorithms. Virtual Surround Sound widens the stereo speaker audio image, HD Bass enhances low frequencies, and ReTune<sup>™</sup> flattens the frequency response of the speaker or microphone path. A configurable DSP includes additional functions such as 3D widening for recording, a 5-band parametric EQ and Dynamic Range Controller.

Two high performance PLLs and one Frequency Locked Loop (FLL) are integrated to enable the user to clock a full audio system.

The WM8962 operates at analogue supply voltages down to 1.7V, although the digital supplies can operate at voltages down to 1.62V to save power. The speaker supply can operate at up to 5.5V. Unused functions can be disabled using software control to save power.

The WM8962 is supplied in a very small W-CSP package, ideal for use in hand-held and portable systems.

### <span id="page-0-1"></span>**FEATURES**

- DAC SNR 98dB ('A' weighted), THD -84dB at 48kHz, 1.8V
- ADC SNR 94dB ('A' weighted), THD -85dB at 48kHz, 1.8V
- Stereo Class D Speaker Driver
	- 1W per channel into  $8\Omega$  BTL speakers
	- 2W mono into  $4\Omega$  BTL speakers
	- Flexible internal switching clock
	- Wolfson 'Class-W' ultra-low power headphone driver
	- Up to 31mW per channel output power at 1% THD+N into 16 $\Omega$  at 1.8V
	- Ground Referenced
	- Low offset  $(+/- 1.2$ mV)
	- Pop and click suppression
	- Control sequencer for pop-minimised power-up/down
	- Single register write for default start-up sequence
- Microphone Interface
	- Single ended four stereo analogue input
	- Integrated low noise MICBIAS
	- Digital microphone interface
	- Programmable ALC / Limiter and Noise Gate
	- Programmable Audio Enhancement DSP with Presets
	- Virtual Surround Sound
	- HD Bass
	- ReTune™
	- Fixed Audio Processing DSP
		- 3D stereo widening
		- 5-band Parametric EQ
		- Dynamic range controller
		- Beep generator
- Two integrated PLLs enable clocking of full audio system
- Low Power Consumption
	- 7.7mW headphone playback
	- 8.3mW analogue record mode
- Low Supply Voltages
	- Analogue 1.7V to 2.0V (Speaker supply up to 5.5V)
	- Charge pump 1.7V to 2.0V
	- MIC bias amp supply 1.7V to 3.6V
	- Digital 1.62V to 2.0V
- 2-wire I2C and 3- or 4-wire SPI serial control interface
- Standard sample rates from 8kHz to 96kHz
- W-CSP, 3.6x3.9mm 49-pin

### <span id="page-0-2"></span>**APPLICATIONS**

- Portable gaming, Voice recorders
- Mobile multimedia
- Stereo DSC-Camcorder





### <span id="page-1-0"></span>**BLOCK DIAGRAM**





### **TABLE OF CONTENTS**

<span id="page-2-0"></span>



# **WM8962**





# **WM8962**









### <span id="page-6-0"></span>**PIN CONFIGURATION**



### <span id="page-6-1"></span>**ORDERING INFORMATION**



**Note:** 

1. Reel quantity =  $5,000$ 

2. Reel quantity =  $3,500$ 



### <span id="page-7-0"></span>**PIN DESCRIPTION**





### <span id="page-8-0"></span>**ABSOLUTE MAXIMUM RATINGS**

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Cirrus tests its package types according to IPC/JEDEC J-STD-020 for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.



**Notes:** 

1. Analogue, digital and speaker grounds must always be within 0.3V of each other.

2. All digital and analogue supplies are completely independent from each other (i.e. not internally connected).

- 3. AVDD must be less than or equal to MICVDD.
- 4. AVDD must be less than or equal to SPKVDD1 and SPKVDD2.

### <span id="page-8-1"></span>**RECOMMENDED OPERATING CONDITIONS**



**Notes:** 

1. SPKVDD1 and SPKVDD2 must be high enough to support the peak output voltage when using CLASSD\_VOL function, to avoid output waveform clipping. Peak output voltage is AVDD\*CLASSD\_VOL.

2. The AGND and PLLGND pins must be tied together as close as possible to the WM8962.

3. The WM8962 can operate with PLLVDD tied to 0V; device power consumption may be reduced, but the crystal oscillator, PLLs and CLKOUT functions will not be supported.



## <span id="page-9-0"></span>**ELECTRICAL CHARACTERISTICS**

### **Test Conditions**

 $MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.$  $T_A = +25^{\circ}$ C, 1kHz signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.





MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.





MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.





MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.





MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.





MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.





 $MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.$  $T_A = +25^{\circ}$ C, 1kHz signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

**PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT** DAC to Mono Speaker Output (DAC to SPKOUTLP/RP, SPKOUTLN/RN with  $4\Omega$  + 22µH bridge tied load) Output Power  $P_{\text{O}}$  1% THD+N, R<sub>L</sub> = 4 $\Omega$ , SPKVDD1=SPKVDD2=5.5V 2.45 W 1% THD+N,  $R_L = 4\Omega$ , SPKVDD1=SPKVDD2=1.7V 0.15 Total Harmonic Distortion Plus Noise THD+N  $P_0 = 400$ mW, R<sub>L</sub> =  $4\Omega$ , SPKVDD1=SPKVDD2=3.3V -64 0.063 dB %  $P_{O} = 640$ mW,  $R_{L} = 4\Omega$ , SPKVDD1=SPKVDD2=3.3V, -63 0.071  $P_{O} = 640$ mW,  $R_{L} = 4\Omega$ , SPKVDD1=SPKVDD2=5V -67 0.044  $P_0 = 2W$ ,  $R_L = 4\Omega$ , SPKVDD1=SPKVDD2=5V, CLASSD\_VOL=110 DACL/R\_VOL=C1h -61 0.089 Signal to Noise Ratio (A-weighted) (DAC to speaker outputs) SNR SPKVDD1=SPKVDD2=3.3V,  $R_L = 4\Omega$ , Output signal=2.0Vrms 90 dB SPKVDD1=SPKVDD2=5V,  $R_{L} = 4\Omega$ , Output signal=2.8Vrms 93



MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.





MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.





 $MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V.$ 

 $T_A$  = +25°C, 1kHz signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.



#### **Note:**

- 1. If AVDD  $\neq$  1.8, current threshold values should be multiplied by (AVDD/1.8)
- 2. Four different bias configurations are supported for ADC input paths; these are defined in the "[Reference Voltages and Bias](#page-135-0)  [Control](#page-135-0)" section.
- 3. Two different bias configurations are supported for the DAC / Headphone output paths; these are defined in the "[Reference](#page-135-0)  [Voltages and Bias Control](#page-135-0)" section.
- 4.  $N =$  number of clock periods in one sample.

### <span id="page-19-0"></span>**TERMINOLOGY**

- 1. Signal-to-Noise Ratio (dB) SNR is a measure of the difference in level between the maximum full scale output signal and the output with no input signal applied.
- 2. Total Harmonic Distortion (dB) THD is the level of the rms value of the sum of harmonic distortion products relative to the amplitude of the measured output signal.
- 3. Total Harmonic Distortion plus Noise (dB) THD+N is the level of the rms value of the sum of harmonic distortion products plus noise in the specified bandwidth relative to the amplitude of the measured output signal.
- 4. Channel Separation (L/R) (dB) left-to-right and right-to-left channel separation is the measured signal level in the idle channel at the test signal frequency relative to the signal level at the output of the active channel. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel.
- 5. Mute Attenuation This is a measure of the difference in level between the full scale output signal and the output with mute applied.
- 6. All performance measurements carried out with 20kHz low pass filter, and where noted an A-weighted filter. Failure to use such a filter will result in higher THD and lower SNR readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values.



### <span id="page-20-0"></span>**TYPICAL PERFORMANCE**

### <span id="page-20-1"></span>**TYPICAL POWER CONSUMPTION**







Quiescent input, default register conditions unless otherwise stated.

 $MCLK = 12.288MHz$ ,  $fs = 48kHz$ ,  $MCLK$  rate = 256fs, 24-bit I2S, Slave mode,

MIXINL\_ENA = 1, MIXINR\_ENA = 1, IN2L\_TO\_MIXINL = 1, IN2R\_TO\_MIXINR = 1,

 $ADCL$   $ENA = 1$ ,  $ADCR$   $ENA = 1$ ,

 $VMD\_SEL = 01$ ,  $BIAS\_ENA = 1$ .

See "[Reference Voltages and Bias Control](#page-135-0)" for details of the bias configuration registers.



**Stereo DAC Playback to Headphone (HPOUTL, HPOUTR) - Low Power headphone playback mode, 16Ω load.** 

Default register conditions unless otherwise stated.

Default DAC to Headphone Power Up sequence completed.

CP\_DYN\_PWR = 1

MCLK = 12.288MHz, fs = 48kHz, MCLK rate = 256fs, 24-bit I2S, Slave mode,

Input signal level = 0dBFS, HP1x\_VOL = 111b (0dB),

Note that Low Power headphone playback mode is selected by default.







**Stereo DAC Playback to Headphone (HPOUTL, HPOUTR) - High Performance headphone playback mode, 16Ω load.** 

Default register conditions unless otherwise stated.

Default DAC to Headphone Power Up sequence completed.

DAC\_HP = 1, HP\_PGAS\_BIAS = 000, HP\_BIAS\_BOOST = 000. (These must be set after running the DAC power-up sequence.) CP\_DYN\_PWR =  $1$ 

MCLK = 12.288MHz, fs = 48kHz, MCLK rate = 256fs, 24-bit I2S, Slave mode,

Input signal level =  $0$ dBFS,  $HP1x_VOL = 000b$  (-7dB),

See "[Reference Voltages and Bias Control](#page-135-0)" for details of the High Performance headphone playback mode.



**Stereo DAC Playback to Speaker (SPKOUTLP, SPKOUTLN, SPKOUTRP, SPKOUTRN) - 8.2Ω, 2.2µH load.** 

Default register conditions unless otherwise stated.

Default DAC to Headphone Power Up sequence completed.

 $DAC_MUTE = 0$ ,  $DACL_ENA = 1$ ,  $DACR_ENA = 1$ ,

SPKOUTL\_ENA = 1, SPKOUTL\_PGA\_ENA = 1, SPKOUTL\_PGA\_MUTE = 1,

SPKOUTR\_ENA = 1, SPKOUTR\_PGA\_ENA = 1, SPKOUTR\_PGA\_MUTE = 1,

CLASSD\_VOL = 111 (+12dB),

 $VMD\_SEL = 01$ ,  $BIAS\_ENA = 1$ ,

MCLK = 12.288MHz, fs = 48kHz, MCLK rate = 256fs, 24-bit I2S, Slave mode,





**TOTAL** 

## **Clocking Configurations**



#### **Notes:**

1. SPKVDD = SPKVDD1 = SPKVDD2.

2.  $I_{SPKVDD} = I_{SPKVDD1} + I_{SPKVDD2}$ .

3. Speaker load inductance will affect the power consumption; reduced inductance will increase power consumption.



### <span id="page-24-0"></span>**SIGNAL TIMING REQUIREMENTS**

### <span id="page-24-1"></span>**MASTER CLOCK**



**Figure 1 Master Clock Timing** 

#### **Test Conditions**

MICVDD=2.5V, DCVDD = CPVDD=AVDD =1.8V SPKVDD1 = SPKVDD2 = 5V,  $DGND=AGND=CPGND=SPKGND1=SPKGND2=0V, T_A = +25°C$ 





### <span id="page-25-1"></span><span id="page-25-0"></span>**AUDIO INTERFACE TIMING**

### **DIGITAL MICROPHONE (DMIC) INTERFACE TIMING**



**Figure 2 Digital Microphone Interface Timing** 

### **Test Conditions**



<span id="page-26-0"></span>

### **DIGITAL AUDIO INTERFACE - MASTER MODE**





#### **Test Conditions**



<span id="page-27-0"></span>

### **DIGITAL AUDIO INTERFACE - SLAVE MODE**



**Figure 4 Audio Interface Timing – Slave Mode** 

#### **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.



**Note:** 

BCLK period should always be greater than or equal to MCLK period.

<span id="page-28-0"></span>

#### **DIGITAL AUDIO INTERFACE - TDM MODE**

In TDM mode, it is important that two devices do not attempt to drive the ADCDAT pin simultaneously. The timing of the WM8962 ADCDAT pin tri-stating at the start and end of the data transmission is described below.



#### **Figure 5 Audio Interface Timing – TDM Mode**

#### **Test Conditions**





### <span id="page-29-0"></span>**CONTROL INTERFACE TIMING**

**2-WIRE (I2C) CONTROL MODE** 

<span id="page-29-1"></span>

### **Figure 6 Control Interface Timing**

#### **Test Conditions**





**3-WIRE (SPI) CONTROL MODE** 

<span id="page-30-0"></span>

**Figure 7 Control Interface Timing - 3-wire (SPI) Control Mode (Write Cycle)** 



**Figure 8 Control Interface Timing - 3-wire (SPI) Control Mode (Read Cycle)** 

#### **Test Conditions**





**4-WIRE (SPI) CONTROL MODE** 

<span id="page-31-0"></span>

**Figure 9 Control Interface Timing - 4-wire (SPI) Control Mode (Write Cycle)** 



**Figure 10 Control Interface Timing - 4-wire (SPI) Control Mode (Read Cycle)** 

#### **Test Conditions**





### <span id="page-32-0"></span>**POWER ON RESET TIMING**

The WM8962 includes an internal Power-On-Reset (POR) circuit, which is used to reset the digital logic into a default state after power up. The POR circuit is powered from AVDD and monitors DCVDD. The internal POR signal is asserted low when AVDD and DCVDD are below minimum thresholds.

A secondary reset circuit is associated with the PLLVDD supply. The PLLs are disabled and the associated registers are undefined when PLLVDD is below its minimum threshold. Full device functionality is not possible until AVDD, DCVDD and PLLVDD are above their respective reset thresholds. The WM8962 can operate with PLLVDD tied to 0V, but the crystal oscillator, PLLs and CLKOUT functions will not be supported.

The specific behaviour of the circuit will vary, depending on the relative timing of the supply voltages. Typical scenarios are illustrated in [Figure 11](#page-32-1) an[d Figure 12.](#page-33-0) 





<span id="page-32-1"></span>







<span id="page-33-0"></span>**Figure 12 Power On Reset Timing - DCVDD Enabled First** 



The POR signal is undefined until AVDD has exceeded the minimum threshold,  $V_{pora}$  Once this threshold has been exceeded, POR is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. Once AVDD and DCVDD have reached their respective power on thresholds, POR is released high, all registers are in their default state, and writes to the control interface may take place.

A secondary reset circuit is associated with the PLLVDD supply. The PLLs are disabled and the associated registers are undefined when PLLVDD is below its minimum threshold.

Note that a minimum power-on reset period, T<sub>POR</sub>, applies even if AVDD and DCVDD have zero rise time. (This specification is guaranteed by design rather than test.)

On power down, POR is asserted low when any of AVDD or DCVDD falls below their respective power-down thresholds.



Typical Power-On Reset parameters for the WM8962 are defined i[n Table 1.](#page-34-0) 

<span id="page-34-0"></span>**Table 1 Typical Power-On Reset Parameters** 

#### **Notes:**

- 1. If AVDD and DCVDD suffer a brown-out (i.e. drop below the minimum recommended operating level but do not go below  $V_{\text{pos}}$  off or  $V_{\text{post}}$  off) then the chip does not reset and resumes normal operation when the voltage is back to the recommended level again.
- 2. The chip enters reset at power down when AVDD or DCVDD falls below  $V_{pora\_off}$  or  $V_{pord\_off}$ . This may be important if the supply is turned on and off frequently by a power management system.
- 3. The minimum  $T_{POR}$  period is maintained even if DCVDD and AVDD have zero rise time. This specification is guaranteed by design rather than test.
- 4. The WM8962 can operate with PLLVDD tied to 0V, but the crystal oscillator, PLLs and CLKOUT functions will not be supported.



### <span id="page-35-0"></span>**DEVICE DESCRIPTION**

### <span id="page-35-1"></span>**INTRODUCTION**

The WM8962 is a low power audio CODEC offering a combination of high quality audio, advanced features, low power and small size. These characteristics make it ideal for portable digital audio applications with stereo speaker and headphone outputs such as games consoles, portable media players and multimedia phones.

A flexible input configuration supports a single-ended stereo microphone interface and a digital microphone interface. A boost amplifier is available for additional gain on the microphone inputs. A programmable gain amplifier (PGA) with an automatic level control (ALC) function can be used to maintain a constant microphone recording volume.

Stereo class D speaker drivers can provide >1W per channel into 8 $\Omega$  loads, or 2W mono into a 4 $\Omega$ load. BTL configuration provides high power output and excellent PSRR.

Highly flexible output speaker boost settings provide fully internal level-shifting of analogue output signals, allowing speaker output power to be maximised while minimising other analogue supply currents, and requiring no additional components.

A dual mode (Level Shifting or Inverting Mode) charge pump generates split supplies for the headphone output amplifiers allowing these to be ground referenced.

A DC servo to remove offsets from the headphone outputs, low leakage and a user controlled powerup/power-down Control Sequencer provides powerful pop and click suppression mechanisms which enable direct battery connection. These anti-pop/click mechanisms, and no requirement for any external DC blocking capacitors to the headphone, result in a reduced external component count and reduced power consumption in portable battery-powered applications.

The hi-fi quality stereo ADC and DAC uses a 24-bit, low-order over-sampling architecture to deliver optimum performance. ADC and DAC operate at the same sample rate.

An audio enhancement DSP provides powerful benefits in audio processing. Three algorithms are pre-programmed in the DSP. ReTune™ flattens the frequency response of the full record and/or playback path, including microphone, speaker and housing. Virtual Surround Sound widens the stereo speaker audio image. High Definition Bass enhances low frequencies, improving the performance of small speakers. Further audio enhancements are provided in a fix function DSP – 3D enhancement, a 5-band parametric equaliser, and a Dynamic Range Controller.

The WM8962 has a highly flexible digital audio interface, supporting a number of protocols, including I2S, DSP, MSB-first left/right justified, and can operate in master or slave modes. PCM operation is supported in the DSP mode. A-law and  $\mu$ -law companding are also supported. Time division multiplexing (TDM) is available to allow multiple devices to stream data simultaneously on the same bus, saving space and power.

The WM8962 provides two integrated PLLs and one FLL to generate internal and external clock signals. The SYSCLK (internal system clock) provides clocking for all internal functions. SYSCLK can be derived directly from the MCLK pin, or else using one of the PLLs or the FLL. All MCLK frequencies typically used in portable systems are supported for sample rates between 8 kHz and 96 kHz. The ADC and DAC must be configured to operate at the same sample rate. A flexible switching clock for the class D speaker drivers (synchronous with the audio DSP clocks for best performance) is also derived from SYSCLK.

To allow full software control over all its features, the WM8962 supports 2-wire (I2C) and 3- or 4-wire (SPI) serial control interface modes, with full read-back capability on all registers. The WM8962 is fully compatible with, and an ideal partner to, a wide range of industry standard microprocessors, controllers and DSPs. Unused functions can be disabled via software to save power, while low leakage currents extend standby and off time in portable battery-powered applications.


# **INPUT SIGNAL PATH**

The WM8962 has many analogue input channels, configurable in combinations of up to eight mono inputs or four stereo inputs.

Any of the analogue inputs may be connected to the input PGA on the associated left or right channel. (Note that only one analogue input can be connected to the PGA at any time; the PGA does not perform any signal mixing.)

The left and right analogue inputs IN2 and IN3 can be connected to the input boost mixer on the associated left or right channel, bypassing the input PGA.

Note that the input signal path audio performance is affected by the choice of signal path. Best performance is achieved using analogue inputs IN2 or IN3 connected directly to the input boost mixer. The performance of the input signal paths are ranked as described in the list below (best performance first).

- IN2 or IN3 connected directly to the input boost mixer
- IN1 or IN4 connected via the input PGA
- IN2 or IN3 connected via the input PGA

The left and right analogue inputs IN4 can be connected directly to the output signal mixers, which drive the headphone or speaker outputs.

The input signal paths and the control registers are shown i[n Figure 13.](#page-36-0)



<span id="page-36-0"></span>**Figure 13 Analogue Input Signal Path** 



# **MICROPHONE INPUT CONNECTION**

The WM8962 supports analogue and digital microphone input. Refer to the "[Digital Microphone](#page-62-0)  [Interface](#page-62-0)" section for details of the digital microphone input.

The input PGAs can support a single-ended analogue microphone input. A microphone bias generator is also provided, suitable for powering electret condenser microphones.

Single-ended analogue microphone input using IN1L, IN1R, IN4L or IN4R is configured as shown in [Figure 14.](#page-37-0)



### <span id="page-37-0"></span>**Figure 14 Microphone Input IN1 or IN4**

When using IN2L, IN2R, IN3L or IN3R as an input to the PGA, the respective IN1 pin (IN1L or IN1R) must be connected to ground via an external capacitor, as shown in [Figure 15.](#page-37-1) 

Note that when IN2L, IN2R, IN3L or IN3R is selected as input to the PGA (using the register bits described in [Table 6\)](#page-44-0), the respective IN1 pin (IN1L or IN1R) is automatically connected to the PGA in order to support the capacitor requirement described above.



<span id="page-37-1"></span>**Figure 15 Microphone Input IN2 or IN3** 

# **LINE INPUT CONNECTION**

Single-ended line inputs may be connected to the left or right channel analogue inputs IN1, IN2, IN3 or IN4, and routed to the input mixers or output signal paths as illustrated in [Figure 14.](#page-37-0)

If IN2L, IN2R, IN3L or IN3R is used as an input to the PGA, then the respective IN1 pin (IN1L or IN1R) must be connected to ground via an external capacitor, as shown in [Figure 15.](#page-37-1) 

Note that when IN2L, IN2R, IN3L or IN3R is selected as input to the PGA (using the register bits described in [Table 6\)](#page-44-0), the respective IN1 pin (IN1L or IN1R) is automatically connected to the PGA in order to support the capacitor requirement described above.



## **MICROPHONE BIAS CONTROL**

There is one MICBIAS generator which provides low noise reference voltages suitable for biasing electret condenser (ECM) type microphones via an external resistor.

Note that an external decoupling capacitor is required on the MICBIAS output. A suitable capacitor must be connected whenever the MICBIAS output is enabled. Additional filtering of the MICBIAS output, to reduce noise and interference, may be implemented as described in the "[Applications](#page-279-0)  [Information](#page-279-0)" section, if required.

The MICBIAS voltage can be enabled using the MICBIAS\_ENA control bit; the voltage of each can be selected using the MICBIAS\_LVL register bit as detailed in [Table 2.](#page-38-0) 



<span id="page-38-0"></span>**Table 2 Microphone Bias Control** 

Note that the maximum source current capability for MICBIAS is 2.0mA. The external biasing resistance must be large enough to limit the MICBIAS current to 2.0mA across the full microphone impedance range.

Note that the MICVDD supply voltage must be at least 300mV higher than the desired MICBIAS output voltage. In applications where  $AVDD = 1.8V$ , then the MICBIAS\_LVL = 1 option can only be supported if MICVDD is greater than 2.4V.

# **MICBIAS CURRENT DETECT**

A MICBIAS Current Detect function is provided for external accessory detection. This is provided in order to detect the insertion/removal of a microphone or the pressing/releasing of the microphone 'hook' switch; these events will cause a significant change in MICBIAS current flow, which can be detected and used to generate a signal to the host processor.

The MICBIAS current detect function is enabled by setting the MICDET\_ENA register bit. When this function is enabled, two current thresholds can be defined, using the MICDET\_THR and MICSHORT\_THR registers. When a change in MICBIAS current which crosses either threshold is detected, then an interrupt event can be generated. In a typical application, accessory insertion would be detected when the MICBIAS current exceeds MICDET\_THR, and microphone hookswitch operation would be detected when the MICBIAS current exceeds MICSHORT\_THR.

The current detect threshold functions are both inputs to the Interrupt control circuit and can be used to trigger an Interrupt event when either threshold is crossed. Both events can also be indicated as an output on a GPIO pin - see "[General Purpose Input/Output \(GPIO\)](#page-174-0)". The status flags MICDET\_STS or MICSHORT\_STS are also asserted whenever the relevant current threshold is exceeded.

The current detect thresholds are enabled and controlled using the registers described in [Table 3](#page-39-0)  Performance parameters for this circuit block can be found in the "[Electrical Characteristics](#page-9-0)" section.

Filtering is also provided in both current detect circuits to improve reliability in conditions where AC current spikes are present due to ambient noise conditions. This feature is described in the following section. Further guidance on the usage of the MICBIAS current monitoring features is also described in the following pages.





<span id="page-39-0"></span>**Table 3 MICBIAS Current Detect** 

# **MICBIAS CURRENT DETECT FILTERING**

The function of the filtering is to ensure that AC current spikes caused by ambient noise conditions near the microphone do not lead to incorrect signalling of the microphone insertion/removal status or the microphone hookswitch status.

Digital filtering of the hookswitch status ensures that the MICBIAS Short Circuit detection event is only signalled if the MICSHORT\_THR threshold condition has been met for 10 consecutive measurements.

In a typical application, microphone insertion would be detected when the MICBIAS current exceeds the Current Detect threshold set by MICDET\_THR.

When the MICD\_IRQ\_POL interrupt polarity bit is set to 0, then microphone insertion detection will cause the MICD\_EINT interrupt status register to be set. (See "[Interrupts](#page-178-0)" for details of these register bits.)

For detection of microphone removal, the MICD\_IRQ\_POL bit should be set to 1. When the MICD\_IRQ\_POL interrupt polarity bit is set to 1, then microphone removal detection will cause the MICD\_EINT interrupt status register to be set.



The detection of these events is bandwidth limited for best noise rejection, and is subject to detection delay time  $t_{\text{DET}}$ , as specified in the "[Electrical Characteristics](#page-9-0)" section. Provided that the MICDET\_THR field has been set appropriately, each insertion or removal event is guaranteed to be detected within the delay time  $t_{\text{DET}}$ .

It is likely that the microphone socket contacts will have mechanical "bounce" when a microphone is inserted or removed, and hence the resultant control signal will not be a clean logic level transition. Since  $t<sub>DET</sub>$  has a range of values, it is possible that the interrupt will be generated before the mechanical "bounce" has ceased. Hence after a mic insertion or removal has been detected, a time delay should be applied before re-configuring the MICD\_IRQ\_POL bit. The maximum possible mechanical bounce times for mic insertion and removal must be understood by the software programmer.

Utilising a GPIO pin to monitor the steady state of the microphone detection function does not change the timing of the detection mechanism, so there will also be a delay  $t_{\text{DET}}$  before the signal changes state. It may be desirable to implement de-bounce in the host processor when monitoring the state of the GPIO signal.

Microphone hook switch operation is detected when the MICBIAS current exceeds the Short Circuit Detect threshold set by MICSHORT\_THR. Using the digital filtering, the hook switch detection event is only signalled if the MICSHORT\_THR threshold condition has been met for 10 consecutive measurements.

When the MICSCD\_IRQ\_POL interrupt polarity bit is set to 0, then hook switch operation will cause the MICSCD\_EINT interrupt status register to be set. (See "[Interrupts](#page-178-0)" for details of these register bits.)

For detection of microphone removal, the MICSCD\_IRQ\_POL bit should be set to 1. When the MICSCD\_IRQ\_POL interrupt polarity bit is set to 1, then hook switch release will cause the MICSCD\_EINT interrupt status register to be set.

The hook switch detection measurement frequency and the detection delay time  $t_{SHORT}$  are detailed in the "[Electrical Characteristics](#page-9-0)" section.

The WM8962 Interrupt function is described in the "[Interrupts](#page-178-0)" section. Example control sequences for configuring the Interrupts functions for MICBIAS current detection events are described in the "[Applications Information](#page-279-0)" section.

A clock is required for the digital filtering function. This requires:

- MCLK is present or the FLL is selected as the SYSCLK source in free-running mode
- SYSCLK\_ENA = 1

Any MICBIAS Current Detect event (accessory insertion/removal or hookswitch press/release) which happens while one or more of the clocking criteria is not satisfied (for example during a low power mode where the CPU has disabled MCLK) will still be detected, but only after the clocking conditions are met. An example is illustrated i[n Figure 16,](#page-41-0) where the mic is inserted while MCLK is stopped.

Note that the interrupts and digital filtering can be supported in the absence of an external clock by using the FLL in free-running mode and selecting the FLL as the clock source, as described in "[Clocking and Sample Rates](#page-148-0)".





<span id="page-41-0"></span>**Figure 16 MICBIAS Detection Events without MCLK** 

# **MICROPHONE HOOK SWITCH DETECTION**

The possibility of spurious hook switch interrupts due to ambient noise conditions can be removed by detailed understanding of microphone behaviour under extremely high sound pressure levels or during mechanical shock, and by correct selection of the MICBIAS resistor value; these factors will affect the level of the MICBIAS AC current spikes.

In applications where the Current Detect threshold is close to the level of the current spikes, the probability of false detections is reduced by the digital filtering described above.

Note that the filtering algorithm provides only limited rejection of very high current spikes at frequencies less than or equal to the hook switch detect measurement frequency, or at frequencies equal to harmonics of the hook switch detect measurement frequency.

The MICBIAS Hook Switch detection filtering is illustrated in [Figure 17.](#page-41-1) Example control sequences for configuring the Interrupts functions for MICBIAS current detection events are described in the "[Applications Information](#page-279-0)" section.



<span id="page-41-1"></span>**Figure 17 MICBIAS Hook Switch Detection Filtering** 



# **MULTIPLE PUSH BUTTON DETECTION**

The MICDET\_THR and MICSHORT\_THR current detection thresholds can be used to detect accessory insertion and hook switch status as described above. The WM8962 can also be configured to support multiple button detection, as illustrated in [Figure 18.](#page-43-0)

Multiple push button detection is supported using carefully chosen resistors to distinguish one push button from another, and by using the WM8962 Analogue to Digital Converter (ADC) to measure the potential divider formed between the MICBIAS resistor and the push button resistors.

The push buttons are connected in parallel, each with a uniquely-valued series resistor. Assertion of any of the push buttons will result in a different voltage measurement, depending on which button has been pressed.

The resistor values must be carefully selected to ensure that each push button can be reliably and uniquely recognised. It must also be ensured that the DC connection (to pin IN4L as illustrated in [Figure 18\)](#page-43-0) does not exceed the maximum input voltage for that pin. Note that the MICBIAS voltage may need to be reduced as a result.

Note that the IN1L and IN4L input paths should not be enabled simultaneously as inputs to the PGA. As a result, it should be noted that the microphone/line audio input path to the PGA cannot be supported at the same time as DC measurement via the same PGA.

In a typical application, the MICBIAS short circuit detect feature should be used to detect a push button operation in the first instance. When this event has been detected, then IN1L should be disabled, and IN4L should then be enabled to allow the ADC measurement to determine which button has been pressed.

The push button detection mechanism described here can be implemented using the IN4L pin or the IN4R pin. It is not recommended to use any other input pin for push button detection.

When using the DC voltage measurement function, the IN4 pins must be configured using the register sequence described i[n Table 4,](#page-42-0) in order to disconnect these pins from the internal voltage reference.

<b>REGISTER ADDRESS</b>	<b>VALUE</b>
FDh	0001h
CCh	0040h
FDh	0000h

<span id="page-42-0"></span>**Table 4 Input Pins IN4L and IN4R Configuration for Push Button Detection**

When using the ADC to perform DC voltage measurement for push button detection, the ADC High Pass Filter must be disabled. See "[ADC Signal Path Enhancements](#page-74-0)" for details of the ADC\_HPF\_DIS register bit to control this filter. It is recommended to set the PGA gain to 0dB for DC measurement.





<span id="page-43-0"></span>**Figure 18 Multiple Hook Switch Detection** 

# **INPUT PGA ENABLE**

The WM8962 has two input PGAs (Programmable Gain Amplifiers), which provide adjustable gain on the applicable input signal paths.

The input PGAs are enabled using register bits INL\_ENA, INR\_ENA, INPGAR\_ENA and INPGAL\_ENA, as described in [Table 5.](#page-43-1)



<span id="page-43-1"></span>**Table 5 Input PGA Enable** 

To enable the input PGAs, the reference voltage VMID and the bias current must also be enabled. See "[Reference Voltages and Bias Control](#page-135-0)" for details of the associated controls VMID\_SEL and BIAS\_ENA.





# **INPUT PGA CONFIGURATION**

Each of the PGAs operates in a single-ended mode. Configuration of the PGA inputs to the WM8962 input pins is controlled using the register bits shown i[n Table 6.](#page-44-0) 

The maximum available attenuation on any of these input paths is achieved by using register bits shown in [Table 6](#page-44-0) to disconnect the input pins from the applicable PGA.



<span id="page-44-0"></span>**Table 6 Input PGA Configuration** 





# **INPUT PGA VOLUME CONTROL**

Each of the two Input PGAs has an independently controlled gain range of -23.25dB to +24dB in 0.75dB steps. Each Input PGA can be independently muted using the PGA mute bits as described in [Table 7,](#page-45-0) with maximum mute attenuation achieved by simultaneously disabling the corresponding inputs described i[n Table 6.](#page-44-0)

To prevent "zipper noise", a zero-cross function is provided on the input paths. When this feature is enabled, volume updates will not take place until a zero-crossing is detected. In the case of a long period without zero-crossings, a timeout function is provided. When the zero-cross function is enabled, the volume will update after the timeout period if no earlier zero-cross has occurred. The timeout clock is enabled using TOCLK\_ENA, the timeout period is set by TOCLK\_DIV. See "[Clocking](#page-148-0)  [and Sample Rates](#page-148-0)" for more information on these fields.

The IN VU bits control the loading of the input PGA volume data and the PGA mute functions. When IN\_VU is set to 0, the PGA volume data will be loaded into the respective control register, but will not actually change the gain setting. The INL and INR volume settings are both updated when a 1 is written to either IN\_VU bit. Similarly, the INPGAL\_MUTE and INPGAR\_MUTE settings are only effective when a 1 is written to either IN\_VU bit. This makes it possible to update the gain/mute of the left and right signal paths simultaneously.

Note that the Input PGA control has a dependency on the correct sequencing of the ALC and ADC Enable control registers; if the correct sequences are not followed, then the Input PGA gain settings may become fixed. See "[Automatic Level Control \(ALC\)](#page-49-0)" for further details.



The Input PGA Volume Control register fields are described i[n Table 7 a](#page-45-0)n[d Table 8.](#page-46-0)

<span id="page-45-0"></span>**Table 7 Input PGA Volume Control** 





<span id="page-46-0"></span>**Table 8 Input PGA Volume Range** 

# **INPUT MIXER ENABLE**

The WM8962 has two analogue input mixers, which provide mixing and signal boost functions for the analogue input paths.

The input mixers MIXINL and MIXINR are enabled by the MIXINL\_ENA and MIXINR\_ENA register bits, as described in [Table 9.](#page-47-0) Note that the input mixers can also be controlled by INL\_ENA and INR\_ENA, as described i[n Table 5.](#page-43-1)





<span id="page-47-0"></span>**Table 9 Input Mixer Enable** 

# **INPUT MIXER CONFIGURATION AND VOLUME CONTROL**

The analogue input mixers MIXINL and MIXINR can be configured to take input from the input PGAs and also directly from the IN2 and IN3 inputs pins.

The Input Boost Mixer configuration and volume controls are described in [Table 10](#page-48-0) for the Left input boost-mixer (MIXINL) and [Table 11](#page-49-1) for the Right input boost-mixer (MIXINR).

Note that the available mixer gain settings for the IN2 and IN3 paths are different to the input PGA signal paths. The IN2 and IN3 signal paths can be controlled from -12dB to +6dB. The input PGA signal paths can be controlled from 0dB to +29dB.

To prevent pop noise, it is recommended that gain and mute controls for the input boost mixers are not modified while the signal paths are active. If volume control is required on these signal paths, it is recommended that this is implemented using the input PGA volume controls or the ADC volume controls. The ADC volume controls are described in the "[Analogue To Digital Converter \(ADC\)](#page-65-0)" section.







<span id="page-48-0"></span>**Table 10 Left Input Mixer (MIXINL) Volume Control** 







**Table 11 Right Input Mixer (MIXINR) Volume Control** 

# <span id="page-49-1"></span><span id="page-49-0"></span>**AUTOMATIC LEVEL CONTROL (ALC)**

The WM8962 has an automatic PGA gain control circuit that keeps a constant recording volume irrespective of the input signal level. This is achieved by continuously adjusting the input PGA gain so that the signal level at the ADC input remains constant.

A digital peak detector monitors the ADC output and changes the PGA gain if necessary.

The ALC has two modes selected by the ALC\_MODE register. See the "[Limiter Mode](#page-51-0)" section for further details on the ALC Modes.

The ALC also has a Noise Gate function, which provides additional control of low level input signals. This means that the signal path is quiet when no signal is present, giving an improvement in background noise level.

The Automatic Level Control (ALC) can be enabled on either the left channel, or the right channel, or on both channels, using the ALCL\_ENA and ALCR\_ENA fields respectively. Note that the ALC (Left) function requires the Left and Right ADCs to be enabled; the ALC (Right) function only requires the Right ADC to be enabled.

Note that, when disabling the input signal path, the ALC must be disabled before the respective ADCs are disabled. If this sequence is not followed, then the Input PGA gain settings may become fixed.

The ALC should not be enabled when using the IN2 or IN3 inputs connected directly to the input boost mixer; this is because these paths will bypass the PGAs where the ALC gain adjustment is performed.

ALC can be set to Active Mode or to Monitor Mode. When ALC is in Active Mode (ALC\_INACTIVE\_ENA = 0), the gain of the analogue PGAs is controlled by the ALC bit settings, and not by the INL\_VOL or the INR\_VOL fields. When ALC is in Monitor Mode (ALC\_INACTIVE\_ENA=1), ALC monitors the signal levels without doing any of the level control that it would otherwise perform. Details on readback of the ALC status are in the "[ALC Status Readback](#page-61-0)" section.

When the ALC is enabled, a target level for the analogue input signal at the ADC is determined by the ALC\_LVL setting. There are two ranges (high or low) from which the ALC\_LVL target value can be taken. The target values in each of these ranges are shown i[n Table 13.](#page-51-1) Two ranges can be selected using ALC\_LVL\_MODE. Set ALC\_LVL\_MODE to 0 to use the low range (-28.5dBFS to -6dBFS), or set ALC\_LVL\_MODE to 1 to use the higher range (-22.5dBFS to -1.5dBFS).





**Table 12 Automatic Level Control** 





<span id="page-51-1"></span>**Table 13 ALC Target Level Values** 

# <span id="page-51-0"></span>**LIMITER MODE**

In Normal Mode ( $ALC_MODE = 0$ ), the  $ALC$  will attempt to maintain a constant signal level by increasing or decreasing the gain of the PGA. This is illustrated i[n Figure 19.](#page-52-0)

In Limiter Mode (ALC\_MODE = 1), the ALC will reduce peaks that go above the threshold level, but will not increase the PGA gain beyond the starting level. (The starting level is defined as the gain setting of the PGA at the time when the ALC is enabled.) This is illustrated i[n Figure 20.](#page-52-1)

Note that ALC\_MODE should not be changed while the ALC is active. ALCL\_ENA and ALCR\_ENA must both be set to 0 before changing ALC\_MODE.



**Table 14 ALC Mode Switch (ALC\_MODE)** 





<span id="page-52-0"></span>



<span id="page-52-1"></span>**Figure 20 ALC Limiter Mode Operation** 



### **ALC GAIN CONTROL**

The minimum and maximum gain applied by the ALC is set by register fields ALC\_MINGAIN and ALC\_MAXGAIN respectively. These limits can be used to alter the ALC response from that illustrated in [Figure 19](#page-52-0) and [Figure 20.](#page-52-1) If the range between maximum and minimum gain is reduced, then the extent of the automatic level control is reduced.

Note that, when the ALC is first enabled, the PGA gain (in dB) must be less than the ALC\_MAXGAIN setting. The PGA gain is controlled by the INL\_VOL and INR\_VOL registers, as described in [Table 7.](#page-45-0) 

The minimum gain in the ALC response is set by ALC\_MINGAIN. The minimum gain limit can be used to prevent excessive attenuation of the signal path.

The maximum gain limit set by ALC\_MAXGAIN can be used to prevent quiet signals (or silence) from being excessively amplified. Note that the Noise Gate function also affects quiet signals. See the "[ALC](#page-57-0)  [Noise Gate](#page-57-0)" section (below) for further details on the Noise Gate.

To prevent "zipper noise", a zero-cross function is provided within the ALC. When this feature is enabled, volume updates will not take place until a zero-crossing is detected. In the case of a long period without zero-crossings, a timeout function is provided. When the zero-cross function is enabled, the volume will update after the timeout period if no earlier zero-cross has occurred. The timeout clock is enabled using TOCLK\_ENA. See "[Clocking and Sample Rates](#page-148-0)" for the definition of this bit. Note that the zero-cross function can be supported without TOCLK enabled, but the timeout function will not be provided in this case.

When operating in stereo, the peak detector takes the maximum of left and right channel peak values, and any new gain setting is applied equally to both left and right PGAs so that the stereo image is preserved. The input PGA and Input Mixer gain settings should be identical when entering ALC stereo mode in order for gain updates to be applied correctly.

The ALC function can also be enabled on one channel only. In this case, only one PGA is controlled by the ALC mechanism, while the other channel runs independently with its PGA gain set through the control register.



When one ALC channel is unused, the peak detector disregards that channel.

**Table 15 ALC Gain Limits** 



# **ALC DYNAMIC CHARACTERISTICS**

The dynamic behaviour determines how quickly the ALC responds to changing signal levels. Note that the ALC responds to the average (RMS) signal amplitude over a period of time.

The ALC\_HLD field selects a delay between the detection of a peak signal level that is below the ALC target level, and the start of the PGA gain ramping up. ALC\_HLD can be set to any of the times shown in [Table 16.](#page-55-0) ALC HLD only affects the gain ramp-up on a low level signal. There is no delay in ramping the gain down when the signal level is above the target level. Note that it is only the start of the gain ramp-up that is affected by the ALC\_HLD setting; once the ramp-up has started, it proceeds at the pace dictated by the ALC\_DCY setting.

The ALC\_DCY field determines how quickly the ALC gain increases when the signal amplitude is low. The times specified are for the time taken per step of applied gain. The actual time taken for the recording level to return to its target level therefore depends on both the decay rate and the gain adjustment required. If the required gain change is small, then the total decay time will be shorter than when a larger gain change is required.

The ALC\_ATK field determines how quickly the ALC gain decreases when the signal amplitude is high. The times specified are for the time taken per step of applied attenuation. The actual time taken for the recording level to return to its target level therefore depends on both the attack rate and the gain adjustment required. If the required gain change is small, then the total decay time will be shorter than when a larger gain change is required.

These register fields are described i[n Table 16.](#page-55-0)

The SAMPLE\_RATE register field must be set correctly to ensure that the ALC attack, decay and hold times are correct for the chosen sample rate. See the "[Clocking and Sample Rates](#page-148-0)" section for further details of this register.







<span id="page-55-0"></span>**Table 16 ALC Time Constants** 





<span id="page-56-0"></span>**Table 17 ALC Decay Rate (Time per 1.5dB Gain Step)** 



<span id="page-56-1"></span>**Table 18 ALC Attack Rate (Time per 1.5dB Gain Step)** 

# **PEAK LIMITER**

To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a limiter function. If the ADC input signal exceeds 87.5% of full scale (-1.16dBFS), the PGA gain is ramped down at the maximum attack rate (as when ALC\_ATK = 0000), until the signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC is in Active Mode, but has no effect when ALC is in Monitor Mode.

Note that if ALC\_ATK = 0000, then the peak limiter makes no difference to the operation of the ALC; ALC\_ATK is already at 0000 and the ALC is therefore already ramping down at its maximum rate. The Peak Limiter is designed to prevent clipping when long attack times are used.

<span id="page-57-0"></span>

### **ALC NOISE GATE**

To avoid 'noise pumping' when the signal is very quiet and consists mainly of noise, the ALC function has a noise gate function. This prevents noise pumping by comparing the signal level at the input pins against a noise gate threshold, ALC\_NGATE\_THR. The noise gate cuts in when:

Signal level at ADC [dB] < ALC\_NGATE\_THR [dB] + PGA gain [dB] + Input Mixer gain [dB]

This is equivalent to:

Signal level at input pin [dB] < ALC\_NGATE\_THR [dB]

Whenever the signal level at the input pins drops below the Noise Gate Threshold (ALC\_NGATE\_THR), the ALC Noise Gate is activated in one of three modes. The Noise Gate Mode is selected by ALC\_NGATE\_MODE. As soon as the peak input signal level drops below the Noise Gate Threshold, control of the PGA gain is passed from the ALC to the Noise Gate system.

The Noise Gate modes are:

 Mode 00: The PGA Gain remains static while the input signal is below the ALC Noise Gate Threshold (ALC\_NGATE\_THR) level.

As soon as the input signal rises back above the ALC Noise Gate Threshold, PGA gain is once again controlled by the ALC.

 Mode 01: The PGA Gain is muted while the input signal is below the ALC Noise Gate Threshold (ALC\_NGATE\_THR) level. The muting of the PGA Gain is immediate (a hard mute), and is performed by setting ADCL\_VOL or ADCR\_VOL or both to zero. Note that with Mode 01, it is the ADCL\_VOL and ADCR\_VOL registers that are muted, and not the INL\_VOL and INR\_VOL registers that are changed in the other modes.

As soon as the input signal rises back above the ALC Noise Gate Threshold, ADCL\_VOL and ADCR\_VOL are restored to their previous values. Again this is immediate (a hard unmute).

 Mode 10: The PGA Gain is either ramped down to the ALC\_NGATE\_GAIN at a rate determined by ALC\_NGATE\_ATK, or ramped up to the ALC\_NGATE\_GAIN level at a rate determined by ALC\_NGATE\_DCY.

As soon as the input signal rises back above the ALC Noise Gate Threshold, PGA gain is once again controlled by the ALC. The PGA gain is ramped up (or down) at a rate determined by ALC\_DCY (or ALC\_ATK).

The noise gate control register is described in [Table 19.](#page-59-0) The ALC\_NGATE\_THR variable sets the Noise Gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 1.5dB steps. Levels at the extremes of the range may cause inappropriate operation, so care should be taken with set–up of the function. Note that the Noise Gate only works in conjunction with the ALC function, and always operates on the same channel(s) as the ALC (left, right, both, or none).









<span id="page-59-0"></span>**Table 19 ALC Noise Gate Control** 





<span id="page-60-0"></span>**Table 20 ALC Noise Gate Threshold (ALC\_NGATE\_THR) Settings** 

<span id="page-61-0"></span>

# **ALC STATUS READBACK**

There are five ALC status registers that provide monitoring of the Automatic Level Control (ALC). These are particularly useful when ALC is in Monitor Mode (ALC\_INACTIVE\_ENA = 1), and the PGA Gains are not being changed by the ALC.



These five Register bits and their settings are summarised i[n Table 21.](#page-61-1) 

<span id="page-61-1"></span>**Table 21 ALC Status Readback** 



# <span id="page-62-0"></span>**DIGITAL MICROPHONE INTERFACE**

The WM8962 supports a stereo digital microphone interface. Two channels of audio data are multiplexed on a GPIO pin configured for digital microphone input.

The digital microphone data input (DMICDAT) is provided on GPIO5 or GPIO6 by setting the respective GPn\_FN register to 1\_0100. The associated clock (DMICCLK) is provided on a separate GPIO pin by setting the respective GPn\_FN register to 1\_0011. See "[General Purpose Input/Output](#page-174-0)  [\(GPIO\)](#page-174-0)" section for details on these registers.

Note that care must be taken to ensure that the respective digital logic levels of the microphone are compatible with the digital input thresholds of the WM8962. The digital input thresholds are referenced to DBVDD, as defined in "[Electrical Characteristics](#page-9-0)". It is recommended to power the digital microphones from DBVDD.

When digital microphone input is enabled, the WM8962 outputs a clock signal (DMICCLK) on the Digital Microphone Clock Output pin (this must be configured on one of the GPIO pins). The clock frequency for all supported digital microphone clocking modes is described later in this section.

A pair of digital microphones is connected as illustrated in [Figure 21.](#page-62-1) The microphones must be configured to ensure that the Left mic transmits a data bit when DMICCLK is high, and the Right mic transmits a data bit when DMICCLK is low. The WM8962 samples the digital microphone data at the end of each DMICCLK phase. Each microphone must tri-state its data output when the other microphone is transmitting.



DMICCLK is available on GPIO2, GPIO3, GPIO5 and GPIO6 DMICDAT is supported on GPIO5 and GPIO6

<span id="page-62-1"></span>**Figure 21 Digital Microphone Input** 

The digital microphone signal paths are enabled using the DMIC\_ENA register. When DMIC\_ENA is set, the ADC path is disconnected and the digital microphone data is routed to the digital core, as illustrated in "[Digital Mixing](#page-91-0)".

Two microphone channels are interleaved on DMICDAT; the timing is illustrated in [Figure 22.](#page-63-0) Each microphone must tri-state its data output when the other microphone is transmitting.





<span id="page-63-0"></span>

The digital microphone interface control fields are described in [Table 22.](#page-63-1) Note that the ADC and Record Path filters must be enabled and the sample rate must be set in order to ensure correct operation of all DSP functions associated with the digital microphone. Volume control for the Digital Microphone Interface signals is provided using the ADC Volume Control.

See "[Analogue To Digital Converter \(ADC\)](#page-65-0)" for details of the ADC Enable and ADC digital volume control functions. See "[General Purpose Input/Output \(GPIO\)](#page-174-0)" for details of configuring the DMICCLK and DMICDAT functions. See "[Clocking and Sample Rates](#page-148-0)" for details of the sample rate control.



<span id="page-63-1"></span>**Table 22 Digital Microphone Interface Control** 

Note that, in addition to setting the DMIC\_ENA bit as described i[n Table 22,](#page-63-1) the pins GPIO2, GPIO3, GPIO5 or GPIO6 must also be configured to provide the digital microphone interface function. See "[General Purpose Input/Output \(GPIO\)](#page-174-0)" for details.



Clocking for the digital microphone interface is derived from SYSCLK. The DMICCLK frequency is configured automatically, according to the SAMPLE\_RATE, MCLK\_RATE, and ADC\_HP registers. (See "[Clocking and Sample Rates](#page-148-0)" for further details of the system clocks and control registers.)

The DMICCLK is enabled whenever a digital microphone input path is enabled on the GPIO2 or GPIO3 pins. Note that the SYSCLK\_ENA register must also be set.

The DMICCLK frequency is as described in [Table 23 \(](#page-64-0)for ADC\_HP=0) an[d Table 24](#page-64-1) (for ADC\_HP=1). The ADC\_HP bit is set to 0 by default, giving reduced power consumption. Note that the only valid DMICCLK configurations are the ones listed i[n Table 23](#page-64-0) an[d Table 24.](#page-64-1)

Note that the system clock, SYSCLK, must be present and enabled when using the digital microphone interface.



<span id="page-64-0"></span>**Table 23 DMICCLK Frequency (MHz) - ADC\_HP = 0 (Default)** 



<span id="page-64-1"></span>**Table 24 DMICCLK Frequency (MHz) - ADC\_HP = 1** 



# <span id="page-65-0"></span>**ANALOGUE TO DIGITAL CONVERTER (ADC)**

The WM8962 uses stereo 24-bit, 128x oversampled sigma-delta ADCs. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC full scale input level is proportional to AVDD - see "[Electrical Characteristics](#page-9-0)". Any input signal greater than full scale may overload the ADC and cause distortion.

The ADCs are enabled by the ADCL\_ENA and ADCR\_ENA register bits. Note that when disabling the ADC, the digital volume controls ADCL\_VOL and ADCR\_VOL should be muted before clearing ADCL\_ENA or ADCR\_ENA to 0. This ensures that the last ADC code does not appear at the Audio Interface (ADCDAT) pin when ADCL\_ENA or ADCR\_ENA are cleared.



<span id="page-65-1"></span>**Table 25 ADC Enable Control** 

# **ADC CLOCKING CONTROL**

Clocking for the ADCs is derived from SYSCLK. The required clock is enabled when the SYSCLK ENA register is set.

The ADC clock rate is configured automatically, according to the SAMPLE\_RATE and MCLK\_RATE registers. See "[Clocking and Sample Rates](#page-148-0)" for further details of the system clocks and associated control registers.

Note that the ADC and the ADC signal path enhancements functions are only supported under specific clocking configurations. The valid clocking ratios for ADC operation are identified in [Table 96.](#page-150-0) See als[o Table 97](#page-150-1) for details of the supported functions for different MCLK / fs ratios.





# **ADC DIGITAL VOLUME CONTROL**

The output of the ADCs can be digitally amplified or attenuated over a range from -71.625dB to +23.625dB in 0.375dB steps. The volume of each channel can be controlled separately. The gain for a given eight-bit code X is given by:

 $0.375 \times (X-192)$  dB for  $1 \le X \le 255$ ; MUTE for  $X = 0$ 

The ADC\_VU bit controls the loading of digital volume control data. When ADC\_VU is set to 0, the ADCL\_VOL or ADCR\_VOL control data will be loaded into the respective control register, but will not actually change the digital gain setting. Both left and right gain settings are updated when a 1 is written to ADC\_VU. This makes it possible to update the gain of both channels simultaneously.



<span id="page-66-0"></span>**Table 26 ADC Digital Volume Control** 





<span id="page-67-0"></span>**Table 27 ADC Digital Volume Range** 



# **ADC OVERSAMPLING RATIO (OSR)**

The ADC oversampling rate is programmable to allow power consumption versus audio performance trade-offs. The default oversampling rate is low for reduced power consumption; using the higher OSR setting improves the ADC signal-to-noise performance.

See the "[Reference Voltages and Bias Control](#page-135-0)" section for details of the supported bias control settings for the input signal paths.



**Table 28 ADC Oversampling Ratio** 

## **ADC MONOMIX**

A mono mix of the Left and Right channels can be created by setting the ADC\_MONOMIX register bit, as described in [Table 29.](#page-68-0) When ADC\_MONOMIX is set, 3D Surround must be disabled (THREED\_ENA = 0, as described [Table 34\)](#page-79-0) for the ADC\_MONOMIX setting to be effective. An attenuation of -6dB is applied to the sum of the Left and Right channels in order to avoid clipping.



<span id="page-68-0"></span>**Table 29 ADC Monomix** 



# **DSP SIGNAL ENHANCEMENTS**

The WM8962 incorporates several advanced signal enhancement features within the digital audio signal paths, as illustrated in [Figure 23.](#page-74-1)

The ADC signal path incorporates a 2<sup>nd</sup> order High-Pass Filter (HPF), 1<sup>st</sup> order Low/High-Pass Filter (LPF/HPF), 3D surround, DF1 Filter, ReTuneTM and Dynamic Range Control (DRC).

The DAC signal path incorporates a 5-Band EQ, Dynamic Range Control (DRC), 2<sup>nd</sup> order High-Pass Filter (HPF), Virtual Surround Sound (VSS), HD Bass and ReTuneTM.

Note that ReTune<sup>™</sup> can be enabled on the ADC or DAC signal paths; it can also be enabled on both paths at the same time, with unique coefficient sets on each path.

Dynamic Range Control (DRC) can be enabled on either the ADC path or on the DAC path, but not on both at the same time.

Note that specific sequences must be followed when enabling or configuring ADC ReTune, DAC ReTune, DAC 2<sup>nd</sup> order HPF, VSS, and HD Bass sound enhancement functions. Different control sequences are applicable, depending on whether any of the advanced signal enhancements is initially enabled or not.

The configuration parameters in registers R16896 (4200h) to R21139 (5293h) are 24-bit words, arranged within the 16-bit register address space. Each 24-bit word must be written to the register map in full, MSBs first, before attempting to read back the value. Failure to do this may give incorrect read/write behaviour.

When updating the configuration parameters for any DSP feature(s), it is recommended to write all of the associated registers, in incremental address order, before reading back any values.

### **ENABLE SEQUENCE - ENHANCEMENTS INITIALLY DISABLED**

When enabling any of ADC ReTune, DAC ReTune, DAC 2<sup>nd</sup> order HPF, VSS, or HD Bass, the following sequence is required.

Note that this sequence assumes that, under initial conditions, all of these enhancement functions are disabled. A separate sequence is described for use when sound enhancement is initially enabled.

- 1. MCLK must be present and configured at >= 512 fs (see [Table 99\)](#page-152-0)
- 2. Set ADCL VOL = 00h in Register R21 (15h), and ADCR VOL = 00h in Register R22 (16h) (see [Table 26\)](#page-66-0)
- 3. Set ADCL\_ENA = 0 and ADCR\_ENA = 0 in Register R25 (19h) (se[e Table 25\)](#page-65-1)
- 4. Set DAC\_MUTE = 1 in Register R5 (5h) (se[e Table 63\)](#page-109-0)
- 5. Set DACL\_ENA = 0 and DACR\_ENA = 0 in Register R26 (1Ah) (se[e Table 60\)](#page-105-0)
- 6. Set DSP2\_ENA = 1 in Register R768 (300h) (see [Table 30\)](#page-73-0)
- 7. Set the configuration parameters in registers R16896 (4200h) to R21139 (5293h)
- 8. Readback the configuration parameters in registers R16896 (4200h) to R21139 (5293h)
- 9. Set DSP2\_RUNR = 1 in Register R1037 (40Dh) (se[e Table 30\)](#page-73-0)
- 10. Set the enable bits in Register R16389 (4005h) for any required sound enhancement

RTN\_ADC\_ENA RTN\_DAC\_ENA HDBASS\_ENA HPF1\_ENA (see note below) HPF2\_ENA (see note below) VSS\_ENA

- 11. Set ADCL\_ENA = 1 and ADCR\_ENA = 1 in Register R25 (19h), if required (se[e Table 25\)](#page-65-1)
- 12. Set ADCL\_VOL in Register R21 (15h), and ADCR\_VOL in Register R22 (16h), to their previous values
- 13. Set DACL\_ENA = 1 and DACR\_ENA = 1 in Register R26 (1Ah), if required (se[e Table 60\)](#page-105-0)



14. Set DAC  $MUTE = 0$  in Register R5 (5h) (se[e Table 63\)](#page-109-0)

Note that the DAC high pass filters cannot be enabled unless one or more other sound enhancement functions is enabled. If HPF1\_ENA = 1 or HPF2\_ENA = 1, then at least one other of the enable bits in Register R16389 must also be set (ie. RTN\_ADC\_ENA, RTN\_DAC\_ENA, HDBASS\_ENA or VSS\_ENA).

Note that DSP2 ENA in Register R768 (300h) must remain asserted whenever any of the sound enhancement functions listed above is being used.

# **ENABLE / DISABLE SEQUENCE - ENHANCEMENTS INITIALLY ENABLED**

When enabling or disabling any of ADC ReTune, DAC ReTune, DAC 2<sup>nd</sup> order HPF, VSS, or HD Bass, the following sequence is required.

Note that this sequence assumes that, under initial conditions, one or more of these enhancement functions is enabled. A separate sequence is described for use when the sound enhancements are initially disabled.

Note that this sequence assumes that the applicable enhancement functions have already been configured (using default settings or otherwise). This sequence is only for enabling/disabling the selected functions. Separate sequences are described for configuring any of the sound enhancement functions.

- 1. Set ADCL VOL = 00h in Register R21 (15h), and ADCR VOL = 00h in Register R22 (16h) (see [Table 26\)](#page-66-0)
- 2. Set DAC\_MUTE = 1 in Register R5 (5h) (se[e Table 63\)](#page-109-0)
- 3. Set the enable bits in Register R16389 (4005h) for any required sound enhancement

RTN\_ADC\_ENA RTN\_DAC\_ENA HDBASS\_ENA

HPF1\_ENA (see note below)

HPF2\_ENA (see note below)

VSS\_ENA

- 4. Set ADCL VOL in Register R21 (15h), and ADCR VOL in Register R22 (16h), to their previous values
- 5. Set DAC MUTE = 0 in Register R5 (5h) (se[e Table 63\)](#page-109-0)

Note that the DAC high pass filters cannot be enabled unless one or more other sound enhancement functions is enabled. If HPF1\_ENA = 1 or HPF2\_ENA = 1, then at least one other of the enable bits in Register R16389 must also be set (ie. RTN\_ADC\_ENA, RTN\_DAC\_ENA, HDBASS\_ENA or VSS\_ENA).

Note that DSP2 ENA in Register R768 (300h) must remain asserted whenever any of the sound enhancement functions listed above is being used.

To disable all sound enhancement functions, refer to the control sequence described in the next section ("[Disable All Sound Enhancements](#page-71-0)").

<span id="page-71-0"></span>

# **DISABLE ALL SOUND ENHANCEMENTS SEQUENCE**

When disabling all of the sound enhancement functions (ADC ReTune, DAC ReTune, DAC 2<sup>nd</sup> order HPF, VSS, and HD Bass), the following sequence is required:

- 1. Set ADCL\_VOL = 00h in Register R21 (15h), and ADCR\_VOL = 00h in Register R22 (16h) (see [Table 26\)](#page-66-0)
- 2. Set DAC MUTE = 1 in Register R5 (5h) (se[e Table 63\)](#page-109-0)
- 3. Set the enable bits in Register R16389 (4005h) to 0 for all sound enhancements

RTN\_ADC\_ENA = 0

RTN\_DAC\_ENA = 0

 $HDBASS$   $ENA = 0$ 

 $HPF1$ \_ENA = 0

 $HPPF2$ \_ENA = 0

 $VSS$ <sub>\_</sub>ENA = 0

- 4. Set ADCL\_VOL in Register R21 (15h), and ADCR\_VOL in Register R22 (16h), to their previous values
- 5. Set DAC\_MUTE = 0 in Register R5 (5h) (se[e Table 63\)](#page-109-0)
- 6. Set DSP2\_STOP = 1 in Register R1037 (40Dh) (see [Table 30\)](#page-73-0)
- 7. Set DSP2\_ENA = 0 in Register R768 (300h) (see [Table 30\)](#page-73-0).


### **UPDATE / READBACK SEQUENCE - ENHANCEMENTS INITIALLY ENABLED**

The required control sequence to update or read back the configuration parameters differs according to whether one or more of the sound enhancements is enabled under the initial conditions.

If ADC ReTune, DAC ReTune, DAC 2<sup>nd</sup> order HPF, VSS, or HD Bass is already enabled, then the following sequence is required when updating or reading back the configuration parameters:

- 1. Set ADCL\_VOL = 00h in Register R21 (15h), and ADCR\_VOL = 00h in Register R22 (16h) (see [Table 26\)](#page-66-0)
- 2. Set ADCL\_ENA = 0 and ADCR\_ENA = 0 in Register R25 (19h) (se[e Table 25\)](#page-65-0)
- 3. Set DAC\_MUTE = 1 in Register R5 (5h) (se[e Table 63\)](#page-109-0)
- 4. Set DACL\_ENA = 0 and DACR\_ENA = 0 in Register R26 (1Ah) (se[e Table 60\)](#page-105-0)
- 5. Disable all sound enhancement registers in Register R16389 (4005h)

RTN\_ADC\_ENA =  $0$ 

RTN\_DAC\_ENA = 0

 $HDBASS$   $ENA = 0$ 

 $HPPF2$ \_ENA = 0

```
HPF1_ENA = 0
```
VSS  $ENA = 0$ 

- 6. Set DSP2\_STOP = 1 in Register R1037 (40Dh) (se[e Table 30\)](#page-73-0)
- 7. Set the configuration parameters in registers R16896 (4200h) to R21139 (5293h)
- 8. Readback the configuration parameters in registers R16896 (4200h) to R21139 (5293h)
- 9. Set DSP2\_RUNR = 1 in Register R1037 (40Dh) (se[e Table 30\)](#page-73-0)
- 10. Set the enable bits in Register R16389 (4005h) for any required sound enhancement

RTN\_ADC\_ENA RTN\_DAC\_ENA **HDBASS\_ENA** HPF1\_ENA HPF2\_ENA

- VSS\_ENA
- 11. Set ADCL\_ENA = 1 and ADCR\_ENA = 1 in Register R25 (19h), if required (se[e Table 25\)](#page-65-0)
- 12. Set ADCL\_VOL in Register R21 (15h), and ADCR\_VOL in Register R22 (16h), to their previous values
- 13. Set DACL\_ENA = 1 and DACR\_ENA = 1 in Register R26 (1Ah), if required (se[e Table 60\)](#page-105-0)
- 14. Set DAC MUTE = 0 in Register R5 (5h) (se[e Table 63\)](#page-109-0)



### **UPDATE / READBACK SEQUENCE - ENHANCEMENTS INITIALLY DISABLED**

The required control sequence to update or read back the configuration parameters differs according to whether one or more of the sound enhancements is enabled under the initial conditions.

If ADC ReTune, DAC ReTune, DAC 2<sup>nd</sup> order HPF, VSS, or HD Bass are all disabled, then the following sequence is required when updating or reading back the configuration parameters:

- 1. MCLK must be present and configured at >= 512 fs (see [Table 99\)](#page-152-0)
- 2. Set ADCL\_VOL = 00h in Register R21 (15h), and ADCR\_VOL = 00h in Register R22 (16h) (see [Table 26\)](#page-66-0)
- 3. Set ADCL  $ENA = 0$  and ADCR  $ENA = 0$  in Register R25 (19h) (se[e Table 25\)](#page-65-0)
- 4. Set DAC\_MUTE = 1 in Register R5 (5h) (se[e Table 63\)](#page-109-0)
- 5. Set DACL\_ENA = 0 and DACR\_ENA = 0 in Register R26 (1Ah) (se[e Table 60\)](#page-105-0)
- 6. Set DSP2\_ENA = 1 in Register R768 (300h) (see [Table 30\)](#page-73-0)
- 7. Set the configuration parameters in registers R16896 (4200h) to R21139 (5293h)
- 8. Readback the configuration parameters in registers R16896 (4200h) to R21139 (5293h)
- 9. Set DSP2 ENA = 0 in Register R768 (300h) (see [Table 30\)](#page-73-0)
- 10. Set ADCL\_ENA = 1 and ADCR\_ENA = 1 in Register R25 (19h), if required (se[e Table 25\)](#page-65-0)
- 11. Set ADCL VOL in Register R21 (15h), and ADCR VOL in Register R22 (16h), to their previous values
- 12. Set DACL\_ENA = 1 and DACR\_ENA = 1 in Register R26 (1Ah), if required (se[e Table 60\)](#page-105-0)
- 13. Set DAC\_MUTE = 0 in Register R5 (5h) (se[e Table 63\)](#page-109-0)

The DSP2 audio processor control registers are described in [Table 30.](#page-73-0) Other registers associated with ADC ReTune, DAC ReTune, DAC 2<sup>nd</sup> order HPF, VSS, or HD Bass are described in the respective sections in the following pages.



<span id="page-73-0"></span>**Table 30 DSP Signal Enhancement Control** 



# <span id="page-74-1"></span>**ADC SIGNAL PATH ENHANCEMENTS**

The ADC signal path incorporates a number of sound enhancement features, as illustrated in [Figure](#page-74-0)  [23.](#page-74-0) These features are described more fully in the following sections.



<span id="page-74-0"></span>**Figure 23 ADC Signal Path Enhancements** 

## **ADC SECOND ORDER HIGH-PASS FILTER**



A digital high-pass filter is enabled by default in the ADC path to remove DC offsets. This filter can also be used to remove low frequency noise in voice applications (e.g. wind noise or mechanical vibration). The filter can be disabled by setting the ADC\_HPF\_DIS register bit.

The filter operates in one of two modes, selected by ADC\_HPF\_MODE.

The ADC\_HPF\_SR register should be set according to the selected ADC sample rate. See "Clocking [and Sample Rates](#page-148-0)" for details of the ADC sample rate.

In Hi-Fi mode, the high-pass filter is optimised for removing DC offsets without degrading the bass response and has a cut-off frequency of 3.5Hz when the sample rate (fs) =  $44.1$ kHz.

In Application mode, the HPF cut-off frequency is set using ADC\_HPF\_CUT. This mode is intended for voice communication; it is recommended to set the cut-off frequency below 300Hz (e.g. ADC\_HPF\_CUT = 101 when fs = 8kHz or ADC\_HPF\_CUT = 101 when fs = 16kHz).





**Table 31 ADC High-Pass Filter** 



<span id="page-75-0"></span>**Table 32 ADC High-Pass Filter Cut-Off Frequencies** 

The high-pass filter characteristics are shown in the "[Digital Filter Characteristics](#page-273-0)" section.



### **LOW-PASS / HIGH-PASS FILTER (LPF/HPF)**



The Low-Pass / High-Pass filter is part of the ADC Signal Enhancement path.

This first-order filter can be configured to be high-pass or low-pass. It can be used to removed unwanted 'out of band' noise from the ADC signal path. The filter is enabled using the LHPF\_ENA register bit defined in [Table 33.](#page-76-0) The default setting is bypass (OFF). The High-Pass or Low-Pass configuration is selected using the LHPF\_MODE register bit.

The filter can be programmed using the LHPF\_COEFF register field (R265). For the derivation of this parameter, refer to the WISCE™ configuration tool supplied with the WM8962 Evaluation Kit.



<span id="page-76-0"></span>**Table 33 Low-Pass / High-Pass Filter Control** 

Example plots of the Low-pass / High-pass filter response are shown i[n Figure 24.](#page-76-1)



<span id="page-76-1"></span>**Figure 24 Low-pass / High-pass Filter Responses** 



#### **3D SURROUND**



The 3D Surround function is part of the ADC Signal Enhancement path.

The 3D Surround processing can be used in ADC record applications to select between a directional or wide-angle microphone response. Depending on the target application, the stereo widening capability could be selected manually, or else could be configured automatically for different operational modes, for example.

Note that the stereo widening is most effective at frequencies above 2kHz; lower frequencies may be attenuated by the phase cancellation process employed by the 3D Surround function. The DF1 filter (also part of the the ADC Signal Enhancement path) can be used to compensate for the attenuation of low frequencies; a low-shelf filter can be implemented in the DF1, as described later.

The 3D Surround effect is programmable; it uses time delays and controlled cross-talk mechanisms to adjust the depth or width of the stereo audio. The 3D Surround effect includes programmable highpass or low-pass filtering to limit the effect to specific frequency bands if required. The structure of the 3D Surround processing is illustrated i[n Figure 25.](#page-77-0) 



<span id="page-77-0"></span>**Figure 25 3D Surround Processing** 

The 3D Surround effect is enabled using the THREED\_ENA register. Note that enabling 3D Surround will cause any ADC\_MONOMIX settings to be ignored.

When 3D Surround is enabled, the left and right audio channels connect to the outputs using forward (same channel) paths and cross-feed (opposite channel) paths. The forward gain levels are determined by the THREED\_FGAINL and THREED\_FGAINR registers; the cross-feed gain levels are set by THREED\_CGAINL (for right-to-left cross-feed) and THREED\_CGAINR (for left-to-right crossfeed).

The polarity of the cross-feed mixing is controlled by the THREED\_SIGN\_L and THREED\_SIGN\_R register bits. If THREED\_SIGN\_L = 1 or THREED\_SIGN\_R = 1, then the respective cross-feed signal is subtracted from the main signal. If THREED SIGN L = 0 or THREED SIGN R = 0, then the respective cross-feed signal is added to the forward path signal.

A time delay can be applied to the cross-feed signals; this is selected using the THREED\_DELAYL and THREED\_DELAYR registers for the left and right channels respectively. The signals can be delayed up to a maximum of 8 samples.

High-Pass or Low-Pass filtering can be applied to the cross-feed signals. This is enabled by the THREED\_LHPF\_ENA register. The High-Pass or Low-Pass configuration is selected using the



THREED\_LHPF\_MODE register bit. This is typically used to filter out fixed-frequency noise or resonances.

The 3D Surround High-Pass / Low-Pass filter can be programmed using the THREED\_LHPF\_COEFF register field (R270). For the derivation of this parameter, refer to the WISCE™ configuration tool supplied with the WM8962 Evaluation Kit.







**Table 34 3D Surround Processing** 





<span id="page-80-0"></span>**Table 35 3D Surround Forward Gain and Cross Gain Range** 

# **DF1 FILTER**



The DF1 Filter function is implemented in the ADC Signal Enhancement path.

The Direct-Form 1 (DF1) filter can be used to implement a wide variety of user-defined algorithms. Typical applications of this function include low-shelf, high-shelf or all-pass filters. (A low-shelf filter boosts or attenuates low frequencies; a high-shelf filter boosts or attenuates high frequencies. Allpass filters can be defined which pass all frequencies, but adjust the phase response of the signal.)

One of the recommended uses for the DF1 filter is as a low-shelf filter compensating for low frequency effects in the 3D Surround function. In this case, the DF1 filter should provide gain at low frequencies (eg. below 2kHz). An example low-shelf filter response is illustrated i[n Figure 26.](#page-80-1)



<span id="page-80-1"></span>**Figure 26 DF1 Low Shelf Filter Response** 

The Direct-Form 1 (DF1) standard filter is illustrated in [Figure 27.](#page-81-0) All of the filter coefficients are programmable for the left and right channels independently, but DF1 can also be configured for both channels to share the filter coefficients from one or other of the channels. The default coefficients give a transparent filter response.





<span id="page-81-0"></span>**Figure 27 Direct-Form 1 Standard Filter Structure** 

The DF1 response is defined by the following equations:

$$
y[n] = c_1 x[n] + c_2 x[n-1] + c_3 y[n-1]
$$
  

$$
H = \frac{y}{x} = \frac{c_1 + c_2 z^{-1}}{1 - c_3 z^{-1}}
$$

The DF1 filter is enabled on the ADC signal path using the DF1\_ENA register bit defined i[n Table 36.](#page-81-1)

The DF1 filter can be configured for both channels to use the same filter coefficients; this is selected by setting the DF1\_SHARED\_COEFF register bit. When this bit is set, then the applicable coefficients are selected using DF1\_SHARED\_COEFF\_SEL; it is possible to select either the left or right channel coefficients.

The DF1 filter can be used to implement very complex response patterns, with specific phase and gain responses at different frequencies. Typical applications of this type of filter include refinements or compensations to the 3D Surround, or other user-selected filters.

For the derivation of the DF1 Filter coefficients (registers R257 to R259 and for the left channel, R260 to R262 for the right channel), refer to the WISCE™ configuration tool supplied with the WM8962 Evaluation Kit.



<span id="page-81-1"></span>**Table 36 Direct Form 1 (DF1) Filtering** 



**ADC RETUNE** 



The ReTune function is part of both the ADC and the DAC Signal Enhancement paths. It can be enabled on either path independently. Unique coefficient sets are supported for each path.

ReTune<sup>™</sup> is an advanced feature that is intended to perform frequency linearisation according to the particular needs of the application microphone, loudspeaker or housing. The ReTune algorithms can provide acoustic equalisation and selective phase (delay) control of specific frequency bands. In a typical application, ReTune™ is used to flatten the response across the audio frequency band. ReTune™ can also be configured to achieve other response patterns if required.

Note that, when using ReTune™ to boost any frequency band, it is recommended to take care not to introduce distortion, taking into account the gain that may be applied by other audio enhancement functions.

Before ReTune<sup>™</sup> is enabled, it must be initialised and configured using the DSP2\_ENA bit described in [Table 37.](#page-83-0) Note that this bit only needs to be enabled once before using any or all of ADC ReTune, DAC ReTune, DAC HPF, VSS or HD Bass.

Note that specific sequences must be followed when enabling or configuring ADC ReTune, DAC ReTune, DAC HPF, VSS, and HD Bass sound enhancement functions (see "[Enable Sequence -](#page-69-0)  [Enhancements Initially Disabled](#page-69-0)").

The ReTune function is enabled on the ADC path using the RTN\_ADC\_ENA register bit as described in [Table 37.](#page-83-0) Under default conditions, the Left and Right channels each use unique tuning coefficients. When the ADC\_RETUNE\_SCV register is set, then both channels are controlled by the Right channel coefficients.

For the derivation of ADC ReTune configuration parameters in registers R17920 to R19007, the Cirrus WISCE™ software must be used to analyse the requirements of the application (refer to WISCE™ for further information.) If desired, one or more sets of register coefficients might be derived for different operating scenarios, and these may be recalled and written to the CODEC registers as required in the target application. The ADC ReTune configuration procedure involves the generation and analysis of test signals as outlined below. Note that DSP2\_ENA must be enabled before there is any type of access of any of the parameters associated with ADC ReTune.

To determine the characteristics of the microphone in an application, a test signal is applied to a loudspeaker that is in the acoustic path to the microphone. The received signal through the application microphone is analysed and compared with the received signal from a reference microphone in order to determine the characteristics of the application microphone.

Note that the ReTune configuration coefficients are specific to a particular speaker or microphone; it is therefore required that the part-to-part variation in these components is small.



ADC ReTune is controlled using the register bits as described i[n Table 37.](#page-83-0) 



<span id="page-83-0"></span>**Table 37 ADC ReTune Enable** 

# **DYNAMIC RANGE CONTROL (DRC)**



The dynamic range controller (DRC) is a circuit that can be enabled in either the digital record (ADC) or the digital playback (DAC) path of the WM8962. Note that the DRC cannot be enabled in both signal paths at the same time.

The function of the DRC is to adjust the signal gain in conditions where the input amplitude is unknown or varies over a wide range, e.g. when recording from microphones built into a handheld system.

The DRC can apply Compression and Automatic Level Control to the signal path. It incorporates 'anti-clip' and 'quick release' features for handling transients in order to improve intelligibility in the presence of loud impulsive noises.

The DRC also incorporates a Noise Gate function, which provides additional attenuation of very lowlevel input signals. This means that the signal path is quiet when no signal is present, giving an improvement in background noise level under these conditions.

The DRC is enabled using DRC\_ENA, as described in [Table 38.](#page-83-1) The DRC is selected in the ADC signal path by setting  $DRC\_MODE = 0$ .



<span id="page-83-1"></span>**Table 38 DRC Mode and Enable** 



#### **DRC COMPRESSION / EXPANSION / LIMITING**

The DRC supports two different compression regions, separated by a "Knee" at a specific input amplitude. In the region above the knee, the compression slope DRC\_HI\_COMP applies; in the region below the knee, the compression slope DRC\_LO\_COMP applies.

The DRC also supports a noise gate region, where low-level input signals are heavily attenuated. This function can be enabled or disabled according to the application requirements. The DRC response in this region is defined by the expansion slope DRC\_NG\_EXP.

For additional attenuation of signals in the noise gate region, an additional "knee" can be defined (shown as "Knee2" in [Figure 28\)](#page-84-0). When this knee is enabled, this introduces an infinitely steep dropoff in the DRC response pattern between the DRC\_LO\_COMP and DRC\_NG\_EXP regions.

The overall DRC compression characteristic in "steady state" (i.e. where the input amplitude is nearconstant) is illustrated i[n Figure 28.](#page-84-0)



<span id="page-84-0"></span>**Figure 28 DRC Response Characteristic** 

The slope of the DRC response is determined by register fields DRC HI COMP and DRC\_LO\_COMP. A slope of 1 indicates constant gain in this region. A slope less than 1 represents compression (i.e. a change in input amplitude produces only a smaller change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input amplitudes; this is infinite compression.

When the noise gate is enabled, the DRC response in this region is determined by the DRC\_NG\_EXP register. A slope of 1 indicates constant gain in this region. A slope greater than 1 represents expansion (i.e. a change in input amplitude produces a larger change in output amplitude).

When the DRC\_KNEE2\_OP knee is enabled ("Knee2" in [Figure 28\)](#page-84-0), this introduces the vertical line in the response pattern illustrated, resulting in infinitely steep attenuation at this point in the response.

The DRC parameters are listed i[n Table 39.](#page-85-0)





<span id="page-85-0"></span>**Table 39 DRC Response Parameters** 

The noise gate is enabled when the DRC\_NG\_ENA register is set. When the noise gate is disabled, parameters 5, 6, and 7 above are ignored, and the DRC\_LO\_COMP slope applies to all input signal levels below Knee1.

The DRC\_KNEE2\_OP knee is enabled when the DRC\_KNEE2\_OP\_ENA register is set. When this bit is not set, then parameter 7 above is ignored, and the Knee2 position always coincides with the low end of the DRC\_LO\_COMP region.

The "Knee1" point in [Figure 28](#page-84-0) is determined by register fields DRC\_KNEE\_IP and DRC\_KNEE\_OP.

Parameter Y0, the output level for a 0dB input, is not specified directly, but can be calculated from the other parameters, using the equation:

Y0 = DRC\_KNEE\_OP – (DRC\_KNEE\_IP x DRC\_HI\_COMP)



The DRC Compression / Expansion / Limiting parameters are defined in [Table 40.](#page-86-0)





<span id="page-86-0"></span>**Table 40 DRC Control Registers** 



#### **DRC GAIN LIMITS**

The minimum and maximum gain applied by the DRC is set by register fields DRC\_MINGAIN, DRC\_MAXGAIN and DRC\_NG\_MINGAIN. These limits can be used to alter the DRC response from that illustrated in [Figure 28.](#page-84-0) If the range between maximum and minimum gain is reduced, then the extent of the dynamic range control is reduced.

The minimum gain in the Compression regions of the DRC response is set by DRC\_MINGAIN. The minimum gain in the Noise Gate region is set by DRC\_NG\_MINGAIN. The minimum gain limit prevents excessive attenuation of the signal path.

The maximum gain limit set by DRC\_MAXGAIN prevents quiet signals (or silence) from being excessively amplified.



**Table 41 DRC Gain Limits** 





#### **DRC DYNAMIC CHARACTERISTICS**

The dynamic behaviour determines how quickly the DRC responds to changing signal levels. Note that the DRC responds to the average (RMS) signal amplitude over a period of time.

The DRC\_ATK determines how quickly the DRC gain decreases when the signal amplitude is high. The DRC\_DCY determines how quickly the DRC gain increases when the signal amplitude is low.

These register fields are described in [Table 16.](#page-55-0) Note that the register defaults are suitable for general purpose microphone use.



**Table 42 DRC Time Constants** 



#### **DRC ANTI-CLIP CONTROL**

The DRC includes an Anti-Clip feature to avoid signal clipping when the input amplitude rises very quickly. This feature uses a feed-forward technique for early detection of a rising signal level. Signal clipping is avoided by dynamically increasing the gain attack rate when required. The Anti-Clip feature is enabled using the DRC\_ANTICLIP bit.

Note that the feed-forward processing increases the latency in the input signal path. The DRC Anti-Clip control is described in [Table 43.](#page-89-0)



<span id="page-89-0"></span>**Table 43 DRC Anti-Clip Control** 

Note that the Anti-Clip feature operates entirely in the digital domain. It cannot be used to prevent signal clipping in the analogue domain nor in the source signal. Analogue clipping can only be prevented by reducing the analogue signal gain or by adjusting the source signal.

### **DRC QUICK-RELEASE CONTROL**

The DRC includes a Quick-Release feature to handle short transient peaks that are not related to the intended source signal. For example, in handheld microphone recording, transient signal peaks sometimes occur due to user handling, key presses or accidental tapping against the microphone. The Quick Release feature ensures that these transients do not cause the intended signal to be masked by the longer time constants of DRC\_DCY.

The Quick-Release feature is enabled by setting the DRC\_QR bit. When this bit is enabled, the DRC measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a transient peak that may not be related to the intended source signal. If the crest factor exceeds the level set by DRC\_QR\_THR, then the normal decay rate (DRC\_DCY) is ignored and a faster decay rate (DRC\_QR\_DCY) is used instead.

<b>REGISTER</b> <b>ADDRESS</b>	<b>BIT</b>	<b>LABEL</b>	<b>DEFAULT</b>	<b>DESCRIPTION</b>
R276 (0114h) DRC 1	3	DRC QR	1	<b>DRC Quick-release Enable</b> $0 = Disabled$ $1 =$ Enabled
R278 (0116h) DRC 3	11:10	DRC QR THR [1:0]	00	DRC Quick-release threshold (crest factor in dB) $00 = 12dB$ $01 = 18dB$ $10 = 24dB$ $11 = 30dB$
	9:8	DRC QR DCY [1:0]	00	DRC Quick-release decay rate (seconds/6dB) $00 = 0.725ms$ $01 = 1.45$ ms $10 = 5.8$ ms $11 =$ reserved

The DRC Quick-Release control bits are described i[n Table 44.](#page-89-1)

<span id="page-89-1"></span>**Table 44 DRC Quick-Release Control** 





#### **DRC SIGNAL ACTIVITY DETECT**

The DRC incorporates a configurable signal detect function, allowing the signal level at the DRC input to be monitored and to be used to trigger other events. This can be used to detect the presence of a microphone signal on an ADC channel, or can be used to detect an audio signal received over the digital audio interface.

The Peak signal level or the RMS signal level of the DRC input can be selected as the detection threshold. When the threshold condition is exceeded, an interrupt or GPIO output can be generated. See "[General Purpose Input/Output \(GPIO\)](#page-174-0)" and "[Interrupts](#page-178-0)" for further details.

When the DRC is enabled, then signal activity detection can be enabled by setting the DRC\_SIG\_DET register bit. The applicable threshold can be defined either as a Peak level (Crest Factor) or an RMS level, depending on the DRC\_SIG\_DET\_MODE register bit. When Peak level is selected, the threshold is determined by DRC\_SIG\_DET\_PK, which defines the applicable Crest Factor (Peak to RMS ratio) threshold. If RMS level is selected, then the threshold is set using DRC\_SIG\_DET\_RMS. These register fields are described i[n Table 45.](#page-90-0) 



<span id="page-90-0"></span>**Table 45 DRC Signal Activity Detect GPIO/Interrupt Control** 



# **DIGITAL MIXING**

The ADC and DAC data can be combined in various ways to support a range of different usage modes.

Under default conditions, data from the Left and Right ADCs is routed to the Left and Right channels respectively of the digital audio interface. The channels can be swapped if required and digital inversion of either signal is also possible. See "[Digital Audio Interface](#page-137-0)" for more information on the audio interface.

By default, the Left and Right input channels of the digital audio interface are routed to the Left and Right DACs respectively on the WM8962. The channels can be swapped if required and digital inversion of either signal is also possible.

A mono mix of the two audio channels into a single DAC can be selected, as described in the "[Digital](#page-105-1)[to-Analogue Converter \(DAC\)](#page-105-1)" section.

Digital sidetone from the ADCs can also be selectively mixed into the DAC output path, as described later in this section.

## **DIGITAL MIXING PATHS**

[Figure 29](#page-91-0) shows the digital mixing paths available in the WM8962 digital core.



<span id="page-91-0"></span>**Figure 29 Digital Mixing Paths** 



The polarity of each ADC output signal can be changed under software control using the ADCR\_DAT\_INV and ADCL\_DAT\_INV register bits. The ADC\_LRSWAP register bit may be used to swap the left and right digital audio interface data. These register bits are described in [Table 46.](#page-92-0)



<span id="page-92-0"></span>**Table 46 ADC Routing and Control** 

The input data source for each DAC can be controlled using the DAC\_LRSWAP register bit; this swaps the left and right channel input data within the digital audio interface. The polarity of each DAC input may also be modified using register bits DACR\_DAT\_INV and DACL\_DAT\_INV. These register bits are described i[n Table 47.](#page-92-1) 



<span id="page-92-1"></span>**Table 47 DAC Routing and Control** 

### **DIGITAL SIDETONE**

Digital sidetone mixing (from ADC output into DAC input) is available. Digital data from either left or right ADC can be mixed with the audio interface data on the left and right DAC channels. Sidetone data is taken from the ADC high-pass filter output, to reduce low frequency noise in the sidetone (e.g. wind noise or mechanical vibration).

When using the digital sidetone, it is recommended that the ADCs are enabled before un-muting the DACs to prevent pop noise. The DAC volumes and sidetone volumes should be set to an appropriate level to avoid clipping at the DAC input.

When digital sidetone is used, it is recommended that the Charge Pump operates in Register Control mode only (CP\_DYN\_PWR = 0). If Dynamic Control mode (CP\_DYN\_PWR = 1) is used, the headphone output may be clipped. See "[Charge Pump](#page-130-0)" for details.

The digital sidetone is controlled as shown i[n Table 48.](#page-93-0) 





<span id="page-93-0"></span>**Table 48 Digital Sidetone Control** 

The digital sidetone volume settings are shown i[n Table 49.](#page-93-1) 



<span id="page-93-1"></span>**Table 49 Digital Sidetone Volume** 



### **T-LOOPBACK**

The T-Loopback function provides a specialised mode for use in communications applications such as VOIP handset configurations. The T-Loopback configuration provides a mono ADC and mono DAC signal to be output via the Digital Audio Interface transmit path. This allows Acoustic Echo Cancellation to be performed using difference algorithms implemented on an external processor.

T-Loopback is enabled by setting the TLB\_ENA register bit, as described in [Table 51.](#page-94-0)

When T-Loopback is enabled, the Digital Audio Interface outputs are configured according to the TLB\_MODE bit, as described below.



**Table 50 T-Loopback Mode Select** 

Note that the Left ADC and Right ADC signals can be digitally mixed, if required. This enables the sum of the Left and Right ADC channels to be output in T-Loopback. The ADC Monomix feature is described in the "[ADC Monomix](#page-68-0)" section.

Note that the Left DAC and Right DAC signals used in the T-Loopback are also controlled by the DAC Digital Volume controls (see "[Digital-to-Analogue Converter \(DAC\)](#page-105-1)"). It is possible to output just a single DAC channel in T-Loopback mode by setting the Digital Volume to zero in the unwanted channel.

The register bits associated with T-Loopback are described i[n Table 51.](#page-94-0) 



<span id="page-94-0"></span>**Table 51 T-Loopback Control** 

The signal paths when T-Loopback is enabled (TLB\_ENA = 1) are illustrated in [Figure 30.](#page-95-0)





<span id="page-95-0"></span>**Figure 30 T-Loopback Signal Paths** 



# **DAC SIGNAL PATH ENHANCEMENTS**

The DAC signal path incorporates a number of sound enhancement features, as illustrated in [Figure](#page-96-0)  [31.](#page-96-0) These features are described more fully in the following sections.



<span id="page-96-0"></span>**Figure 31 DAC Signal Enhancements** 

### **5-BAND EQ**



The 5-band EQ function is implemented in the DAC Signal Enhancement path.

The 5-band EQ can be used to support user preferences for different music types, such as allowing selection of 'rock', 'dance', 'classical' or other user-defined EQ profiles. The 5-band EQ can also be used to provide compensation for imperfect characteristics of other components in the audio chain, such as the loudspeaker in portable applications in particular.

Note that the functionality of the 5-band EQ has similarities to some of the other DAC signal enhancements; it is important to select the most appropriate processing block for each requirement. The 5-band EQ provides a basic level of signal control, whilst the other enhancements can provide superior performance in many cases.

Frequency compensation of loudspeakers and other components can be implemented using the DAC ReTune function, which provides a more powerful capability to normalise the frequency response; this is achieved through the use of calibrated measurement procedures. The 5-band EQ provides a simpler and coarser type of signal control.

Reduction of bass frequencies (removing signal content that the speaker is unable to reproduce) can be implemented using the 2<sup>nd</sup> order High Pass Filter (DAC HPF); this provides greater attenuation of the bass frequencies, without affecting the desired pass-band.

Enhancement of bass frequencies (compensation for poor sensitivity in headphones or loudspeakers at low frequencies) can be implemented using the HD Bass function; this is a more intelligent and adaptive audio enhancement than the 5-band EQ.

Note that, when using the 5-band EQ to boost any frequency band, it is recommended to take care not to introduce distortion, taking into account the gain that may be applied by other audio enhancement functions.

The 5-band EQ allows the gain within five frequency bands to be controlled. The upper and lower frequency bands are controlled by low-pass and high-pass filters respectively. The middle three frequency bands are notch filters.

The 5-band EQ is enabled by setting the EQ\_ENA register as described i[n Table 53.](#page-98-0) 



In default mode, the cut-off / centre frequencies are fixed as described in [Table 52.](#page-97-0) The filter bandwidths are also fixed in this mode. The gain of the individual bands (-12dB to +12dB) can be controlled as described i[n Table 54.](#page-99-0) 

The cut-off / centre frequencies noted in [Table 52](#page-97-0) are applicable to a sample rate of 48kHz. Note that, when using other sample rates, these frequencies will be scaled in proportion to the selected sample rate (see "[Clocking and Sample Rates](#page-148-0)").



<span id="page-97-0"></span>**Table 52 EQ Band Cut-off / Centre Frequencies** 

The gain for each of the five EQ bands on each of the channels is individually programmable using the register bits described i[n Table 53.](#page-98-0) The gain in each band on each channel is controllable in 1dB steps from -12dB to +12dB.

The 5-band EQ can be configured for both channels to use the same configuration settings; this is selected by setting the EQ\_SHARED\_COEFF register bit. When this bit is set, then the applicable coefficients are selected using EQ\_SHARED\_COEFF\_SEL; it is possible to select either the left or right channel coefficients.

It is also possible for the user to define the cut-off/centre frequencies and the filter bandwidth for each EQ band, in addition to the gain controls already defined. This enables the EQ to be accurately customised for a specific transducer characteristic or desired sound profile.

For the derivation of the 5-Band EQ configuration parameters in registers R338 to R355 (Left channel) and R358 to R375 (Right channel), refer to the WISCE™ configuration tool supplied with the WM8962 Evaluation Kit.





<b>REGISTER</b> <b>ADDRESS</b>	BIT	<b>LABEL</b>	<b>DEFAULT</b>	<b>DESCRIPTION</b>
	5:1	EQL_B3_GAIN[4: 01	01100	Left Channel Band 3 EQ Gain $0\ 0000 = -12dB$ $0$ 0001 = -11dB 1dB steps to $1 1000 = +12dB$ 1_1001 to 1_1111 reserved See Table 54 for the full range
R337 (0151h) EQ2	15:11	EQL B4 GAIN[4: 01	01100	Left Channel Band 4 EQ Gain $0$ 0000 = -12dB $0$ 0001 = -11dB 1dB steps to 1 $1000 = +12dB$ 1_1001 to 1_1111 reserved See Table 54 for the full range
	10:6	EQL_B5_GAIN[4: 01	01100	Left Channel Band 5 EQ Gain $0\ 0000 = -12dB$ $0$ 0001 = -11dB 1dB steps to 1 $1000 = +12dB$ 1_1001 to 1_1111 reserved See Table 54 for the full range
R356 (0164h) EQ2	15:11	EQR_B1_GAIN[4: 01	01100	Right Channel Band 1 EQ Gain $0\ 0000 = -12dB$ $0$ 0001 = -11dB 1dB steps to 1 $1000 = +12dB$ 1_1001 to 1_1111 reserved See Table 54 for the full range
	10:6	EQR_B2_GAIN[4: 01	01100	Right Channel Band 2 EQ Gain $0_0000 = -12dB$ $0_0001 = -11dB$ 1dB steps to $1 1000 = +12dB$ 1_1001 to 1_1111 reserved See Table 54 for the full range
	5:1	EQR B3 GAIN[4: 01	01100	Right Channel Band 3 EQ Gain $0$ 0000 = -12dB $0_0001 = -11dB$ 1dB steps to $1_{1000 = +12dB$ 1_1001 to 1_1111 reserved See Table 54 for the full range
R357 (0165h) EQ2	15:11	EQR_B4_GAIN[4: 01	01100	Right Channel Band 4 EQ Gain $0\ 0000 = -12dB$ $0_0001 = -11dB$ 1dB steps to $1_{1000 = +12dB$ 1_1001 to 1_1111 reserved See Table 54 for the full range
	10:6	EQR_B5_GAIN[4: 01	01100	Right Channel Band 5 EQ Gain $0\ 0000 = -12dB$ $0$ 0001 = -11dB 1dB steps to $1_{1000 = +12dB$ 1_1001 to 1_1111 reserved See Table 54 for the full range

<span id="page-98-0"></span>**Table 53 5-Band EQ Control** 





<span id="page-99-0"></span>**Table 54 5-Band EQ Gain Range** 



### **DYNAMIC RANGE CONTROL (DRC)**



The dynamic range controller (DRC) is a circuit that can be enabled in either the digital record (ADC) or the digital playback (DAC) path of the WM8962. Note that the DRC cannot be enabled in both signal paths at the same time.

The function of the DRC is to adjust the signal gain in conditions where the input amplitude is unknown or varies over a wide range, e.g. when recording from microphones built into a handheld system.

The DRC can apply Compression and Automatic Level Control to the signal path. It incorporates 'anti-clip' and 'quick release' features for handling transients in order to improve intelligibility in the presence of loud impulsive noises.

The DRC also incorporates a Noise Gate function, which provides additional attenuation of very lowlevel input signals. This means that the signal path is quiet when no signal is present, giving an improvement in background noise level under these conditions.

The DRC is enabled using DRC\_ENA, as described in [Table 55.](#page-100-0) The DRC is selected in the DAC signal path by setting DRC\_MODE = 1.

Additional registers for configuring the DRC are described in the "[ADC Signal Path Enhancements](#page-74-1)" section.



<span id="page-100-0"></span>**Table 55 DRC Mode and Enable** 



#### **DAC SECOND ORDER HIGH-PASS FILTER**



The 2<sup>nd</sup> order High-Pass Filter (HPF) is part of the DAC Signal Enhancement path.

The DAC High-Pass filter is provided to remove DC offsets and low frequencies from the DAC signal path. This is an important function as DC offsets in the audio signal will reduce the signal headroom and increase power consumption. DC offsets and low frequency signals that are outside the capabilities of the loudspeaker will result in audible distortion and can cause damage to speakers or headphones.

The cut-off frequency of the DAC High-Pass filter should be set to attenuate the frequencies that the speaker cannot reproduce, but without unnecessarily removing higher frequencies that can be supported. The  $2<sup>nd</sup>$  order cut-off slope of 12dB per octave provides good selectivity between the frequencies to be cut and the frequencies to be retained.

The DAC High-Pass filter is particularly recommended for use with the VSS, HD Bass and DAC ReTune functions in order to prevent distortion and speaker damage.

Before the DAC High-Pass filter is enabled, it must be initialised and configured using the DSP2 ENA bit described in [Table 56.](#page-101-0) Note that this bit only needs to be enabled once before using any or all of ADC ReTune, DAC ReTune, DAC HPF, VSS or HD Bass.

Note that specific sequences must be followed when enabling or configuring ADC ReTune, DAC ReTune, DAC HPF, VSS, and HD Bass sound enhancement functions (see "[Enable Sequence -](#page-69-0)  [Enhancements Initially Disabled](#page-69-0)").

The  $2^{nd}$  order High Pass Filter comprises two 1<sup>st</sup> order filters, which are enabled using the HPF1\_ENA and HPF2\_ENA register bits as described in [Table 56.](#page-101-0) Either one of the filters, or both filters, may be enabled. Each filter provides a cut-off slope of 6dB per octave; when both filters are enabled together, the combined effect is a second-order filter, with a cut-off slope of 12dB per octave.

Note that the DAC high pass filters cannot be enabled unless one or more other sound enhancement functions is enabled. If  $HPF1$  ENA = 1 or  $HPF2$  ENA = 1, then at least one other of the enable bits in Register R16389 must also be set (ie. RTN ADC ENA, RTN DAC ENA, HDBASS ENA or VSS\_ENA).

For the derivation of the High-Pass Filter configuration parameters in registers R17408 and R17409, refer to the WISCE™ configuration tool supplied with the WM8962 Evaluation Kit. Note that both filters (HPF1 and HPF2) use the same configuration parameters.



<span id="page-101-0"></span>**Table 56 DAC High Pass Filter Enable** 



### **VIRTUAL SURROUND SOUND (VSS)**



The Virtual Surround Sound (VSS) function is part of the DAC Signal Enhancement path.

Virtual Sound Sound (VSS) is a digital processing function that creates a perception of wider speaker separation, generating a rich and immersive listening experience. It is aimed at portable applications, but is effective on larger systems also. Note that VSS is not suited to single-speaker systems, nor to headphone outputs.

Portable applications, where the speaker separation is small, suffer from significant acoustic crosstalk, where the Right speaker output is heard strongly in the Left ear, and vice versa. The VSS algorithms are designed to minimise these crosstalk effects, thus increasing the stereo experience. The VSS process is finely tuned to produce a compelling three-dimensional experience, but without the listening fatigue associated with some other stereo enhancement systems.

The VSS algorithms (and the user perception) are most effective at high frequencies; low frequency content is therefore configured to bypass the VSS crosstalk processing. The crossover frequency (for the low-frequency bypass) is adjustable, enabling the user to trade-off the stereo widening effect against the required degree of integrity in the original audio.

The VSS algorithms are programmable and can be optimised for specific application or user geometries. It is recommended to use the DAC HPF in conjunction with VSS in order to prevent distortion and speaker damage.

Before VSS is enabled, it must be initialised and configured using the DSP2\_ENA bit described in [Table 57.](#page-102-0) Note that this bit only needs to be enabled once before using any or all of ADC ReTune, DAC ReTune, DAC HPF, VSS or HD Bass.

Note that specific sequences must be followed when enabling or configuring ADC ReTune, DAC ReTune, DAC HPF, VSS, and HD Bass sound enhancement functions (see "[Enable Sequence -](#page-69-0)  [Enhancements Initially Disabled](#page-69-0)").

VSS is enabled using the VSS\_ENA register bit as described i[n Table 57.](#page-102-0)

It is possible to configure the VSS function to create a stereo effect that is optimised and tailored specifically for a particular application. For the derivation of the VSS configuration parameters in registers R20992 to R21139, refer to the WISCE configuration tool supplied with the WM8962 Evaluation Kit. Note that DSP2\_ENA must be enabled before there is any type of access of any of the parameters associated with VSS.



<span id="page-102-0"></span>**Table 57 Virtual Surround Sound (VSS) Enable** 



**HD BASS** 



The HD Bass function is part of the DAC Signal Enhancement path.

HD Bass is a dynamic bass boost enhancement which is designed to improve the bass response of small speakers for portable applications in particular. It is also effective on larger speaker systems and on headphones if desired.

HD Bass provides an adaptive gain control of a narrow frequency band towards the low end of the audio spectrum. At low frequencies, where the loudspeaker response is poor, the HD Bass function applies gain in order to increase the bass content of the loudspeaker output. The amount of gain is controlled adaptively, to ensure that distortion is not introduced.

Note that fixed gain can be applied to bass frequencies using the 5-band EQ. The DRC can also apply gain to the DAC signal path. If these enhancements are used in conjunction with HD Bass, then it is important to limit the maximum gain of the 5-band EQ or DRC, to ensure that sufficient headroom is allowed for the HD Bass dynamic boost function.

It is recommended to use the DAC HPF in conjunction with HD Bass in order to prevent distortion and speaker damage.

Before HD Bass is enabled, it must be initialised and configured using the DSP2\_ENA bit described in [Table 58.](#page-103-0) Note that this bit only needs to be enabled once before using any or all of ADC ReTune, DAC ReTune, DAC HPF, VSS or HD Bass.

Note that specific sequences must be followed when enabling or configuring ADC ReTune, DAC ReTune, DAC HPF, VSS, and HD Bass sound enhancement functions (see "[Enable Sequence -](#page-69-0)  [Enhancements Initially Disabled](#page-69-0)").

HD Bass is enabled using the HDBASS\_ENA register bit as described in [Table 58.](#page-103-0) HD Bass is preconfigured with a default set of parameters, but it is possible to select alternative settings.

For the derivation of the HD Bass configuration parameters in registers R16896 to R16925, refer to the WISCE™ configuration tool supplied with the WM8962 Evaluation Kit. Note that DSP2\_ENA must be enabled before there is any type of access of any of the parameters associated with HD Bass.



<span id="page-103-0"></span>**Table 58 HD Bass Control** 



**DAC RETUNE** 



The ReTune function is part of both the ADC and the DAC Signal Enhancement paths. It can be enabled on either path independently. Unique coefficient sets are supported for each path.

ReTune™ is an advanced feature that is intended to perform frequency linearisation according to the particular needs of the application microphone, loudspeaker or housing. The ReTune algorithms can provide acoustic equalisation and selective phase (delay) control of specific frequency bands. In a typical application, ReTune™ is used to flatten the response across the audio frequency band. ReTune™ can also be configured to achieve other response patterns if required.

It is particularly recommended to use ReTune™ to flatten the DAC signal path response when using the VSS or HD Bass functions. The signal processing algorithms of the VSS and HD Bass functions assume a flat system response, and the performance of these enhancements will be compromised if the speaker response is poor or uncalibrated.

Note that, when using ReTune™ to boost any frequency band, it is recommended to take care not to introduce distortion, taking into account the gain that may be applied by other audio enhancement functions.

It is recommended to use the DAC HPF in conjunction with DAC ReTune in order to prevent distortion and speaker damage.

Before ReTune<sup>™</sup> is enabled, it must be initialised and configured using the DSP2\_ENA bit described in [Table 59.](#page-105-2) Note that this bit only needs to be enabled once before using any or all of ADC ReTune, DAC ReTune, DAC HPF, VSS or HD Bass.

Note that specific sequences must be followed when enabling or configuring ADC ReTune, DAC ReTune, DAC HPF, VSS, and HD Bass sound enhancement functions (see "[Enable Sequence -](#page-69-0)  [Enhancements Initially Disabled](#page-69-0)").

The ReTune function is enabled on the DAC path using the RTN\_DAC\_ENA register bit as described in [Table 59.](#page-105-2) Under default conditions, the Left and Right channels each use unique tuning coefficients. When the DAC\_RETUNE\_SCV register is set, then both channels are controlled by the Right channel coefficients.

For the derivation of DAC ReTune configuration parameters in registers R19456 to R20543, the Cirrus WISCE™ software must be used to analyse the requirements of the application (refer to WISCE for further information.) If desired, one or more sets of register coefficients might be derived for different operating scenarios, and these may be recalled and written to the CODEC registers as required in the target application. The DAC ReTune configuration procedure involves the generation and analysis of test signals as outlined below. Note that DSP2\_ENA must be enabled before there is any type of access of any of the parameters associated with DAC ReTune.

To determine the characteristics of the loudspeaker in an application, a test signal is applied to the target application. A reference microphone is positioned in the normal acoustic path of the loudspeaker, and the received signal is analysed to determine how accurately the loudspeaker has reproduced the test signal.

Note that the ReTune configuration coefficients are specific to a particular speaker or microphone; it is therefore required that the part-to-part variation in these components is small.



DAC ReTune is controlled using the register bits as described i[n Table 59.](#page-105-2) 



**Table 59 DAC ReTune Enable** 

# <span id="page-105-2"></span><span id="page-105-1"></span>**DIGITAL-TO-ANALOGUE CONVERTER (DAC)**

The WM8962 DACs receive digital input data from the digital audio interface. The digital audio data is converted to oversampled bit-streams in the on-chip, true 24-bit digital interpolation filters. The bitstream data enters two multi-bit, sigma-delta DACs, which convert them to high quality analogue audio signals.

The DACs provide digital volume control with soft mute / un-mute. Digital mono mix and de-emphasis filtering is also supported.



The DACs are enabled by the DACL\_ENA and DACR\_ENA register bits.

<span id="page-105-0"></span>**Table 60 DAC Enable Control** 



## **DAC CLOCKING CONTROL**

Clocking for the DACs is derived from SYSCLK. The required clock is enabled when the SYSCLK ENA register is set.

The DAC clock rate is configured automatically, according to the SAMPLE\_RATE and MCLK\_RATE registers. See "[Clocking and Sample Rates](#page-148-0)" for further details of the system clocks and associated control registers.

Note that the DAC and the DAC signal path enhancements functions are only supported under specific clocking configurations. The valid clocking ratios for DAC operation are identified in [Table 96.](#page-150-0) See als[o Table 97](#page-150-1) for details of the supported functions for different MCLK / fs ratios.

## <span id="page-106-0"></span>**DAC DIGITAL VOLUME CONTROL**

The output level (digital volume) of each DAC can be controlled digitally over a range from -71.625dB to +23.625dB in 0.375dB steps. The level of attenuation for an eight-bit code X is given by:

 $0.375 \times (X-192)$  dB for  $1 \le X \le 255$ ; MUTE for  $X = 0$ 

The DAC\_VU bit controls the loading of digital volume control data. When DAC\_VU is set to 0, the DACL\_VOL or DACR\_VOL control data will be loaded into the respective control register, but will not actually change the digital gain setting. Both left and right gain settings are updated when a 1 is written to DAC\_VU. This makes it possible to update the gain of both channels simultaneously.

See ["DAC Digital Volume Control"](#page-106-0) section for a description of the volume update function, the zero cross function and the timeout operation.



**Table 61 Digital Volume Control** 





<span id="page-107-0"></span>**Table 62 DAC Digital Volume Range**


### **DAC SOFT MUTE AND UN-MUTE**

A signal can be muted and unmuted using the DAC\_MUTE register. The type of muting or unmuting performed (hard or soft) is controlled by the DAC\_MUTE\_RAMP and DAC\_UNMUTE\_RAMP registers.

Note that the DAC is muted by default. To play back an audio signal, this function must first be disabled by setting the DAC\_MUTE bit to zero.

If DAC\_MUTE\_RAMP = 0 when a signal is muted, any muting of the output volume is instantaneous (a 'hard' mute). If DAC\_MUTE\_RAMP = 1 ('soft' mute), the signal is gradually attenuated until the volume of the digital signal reaches zero, as illustrated in [Figure 32.](#page-108-0)

Similarly, the hard and soft unmute functions are controlled by the DAC\_UNMUTE\_RAMP register. If DAC\_UNMUTE\_RAMP = 0, the signal gain returns instantaneously to the current PGA gain setting. If DAC\_UNMUTE\_RAMP = 1, the signal is gradually boosted until the volume of the digital signal reaches the current PGA gain setting. This is illustrated i[n Figure 32.](#page-108-0)

DAC\_UNMUTE\_RAMP\_would typically be enabled when using soft mute during playback of audio data so that when mute is then disabled, the sudden volume increase will not create pop noise by jumping immediately to the previous volume level (e.g. resuming playback after pausing during a track).

DAC\_UNMUTE\_RAMP would typically be disabled when un-muting at the start of a digital music file, so that the first part of the track is not attenuated (e.g. when starting playback of a new track, or resuming playback after pausing between tracks).



<span id="page-108-0"></span>**Figure 32 DAC Mute Control** 



The volume ramp rate during soft mute and un-mute is controlled by the DAC\_MUTERATE bit as shown in [Table 63.](#page-109-0)



<span id="page-109-0"></span>**Table 63 DAC Soft-Mute Control** 



## **DAC AUTO-MUTE**

The DAC digital mute and volume controls are described earlier in [Table 61](#page-106-0) and [Table 63.](#page-109-0)

The DAC also incorporates a digital auto-mute monitor, which is enabled by setting DAC\_AUTOMUTE. When the auto-mute is enabled, and a number (DAC\_AUTOMUTE\_SAMPLES) of consecutive zero-samples is detected, the AUTOMUTE\_STS flag is asserted.

The WM8962 supports the option to automatically power-down the speaker path when the DAC Auto-Mute is triggered, and to re-enable the speaker path when audio data is detected. This feature has been designed to work around the Write Sequencer, which mutes and unmutes the speakers in a controlled manner using the Speaker Sleep (see [Table 129\)](#page-196-0) and Speaker Wake (se[e Table 130\)](#page-196-1) write sequences. Auto-mute is enabled by setting the WSEQ\_AUTOSEQ\_ENA bit in Register R87. See [Table 64 f](#page-110-0)or details of this and other Auto-mute register bits.

**REGISTER ADDRESS**  BIT | LABEL | DEFAULT | DESCRIPTION R9 (09h) Audio Interface 0 status 0 = Automute not detected

The status of DAC Auto-Mute can be read back from the AUTOMUTE\_STS bit.



<span id="page-110-0"></span>**Table 64 DAC Auto Mute** 

## **DAC MONO MIX**

A DAC digital mono-mix mode can be enabled using the DAC\_MONOMIX register bit. This mono mix will be output on whichever DAC is enabled. To prevent clipping, a -6dB attenuation is automatically applied to the mono mix.

The mono mix is only supported when one or other DAC is disabled. When the mono mix is selected, then the mono mix is output on the enabled DAC only; there is no output from the disabled DAC. If DACL\_ENA and DACR\_ENA are both set, then stereo operation applies.



**Table 65 DAC Mono Mix** 



### **DAC DE-EMPHASIS**

Digital de-emphasis can be applied to the DAC playback data (e.g. when the data comes from a CD with pre-emphasis used in the recording). De-emphasis filtering is available for sample rates of 48kHz, 44.1kHz and 32kHz.



**Table 66 DAC De-Emphasis Control** 

## **DAC OVERSAMPLING RATIO (OSR)**

The DAC oversampling rate is programmable to allow power consumption versus audio performance trade-offs. The default oversampling rate is low for reduced power consumption; using the higher OSR setting improves the DAC signal-to-noise performance.

See the "[Reference Voltages and Bias Control](#page-135-0)" section for details of the supported bias control settings for the output signal paths.



**Table 67 DAC Oversampling Control** 



# **DIGITAL BEEP GENERATOR**

The WM8962 provides a digital signal generator which can be used to inject an audio tone (beep) into the DAC signal path. The output of the beep generator is digitally mixed with the DAC outputs, after the DAC digital volume.

The beep is enabled using BEEP\_ENA. The beep function creates an approximation of a Sine wave. The audio frequency is set using BEEP\_RATE, and is dependent on the SAMPLE\_RATE\_INT\_MODE and the SAMPLE\_RATE settings (see "[Clocking and Sample Rates](#page-148-0)" section). The beep volume is set using BEEP\_GAIN. Note that the volume of the digital beep generator is not affected by the DAC volume or DAC mute controls.



The digital beep generator control fields are described i[n Table 68.](#page-112-0) 

<span id="page-112-0"></span>**Table 68 Digital Beep Generator** 



# **OUTPUT SIGNAL PATH**

The WM8962 input routing and mixers provide a high degree of flexibility, allowing operation of many simultaneous signal paths through the device to the output devices. The analogue output devices are a pair of stereo Headphone Output drivers and a pair of Speaker Output drivers. Support for mono signal output is also provided.

The output signal paths and associated control registers are illustrated i[n Figure 33.](#page-113-0) 



<span id="page-113-0"></span>**Figure 33 Output Signal Paths** 



## **OUTPUT SIGNAL PATHS ENABLE**

The four output mixers, and each analogue output pin and associated PGA, can be independently enabled or disabled using the register bits described in [Table 69.](#page-114-0)

The Class D speaker drivers are controlled using SPKOUTL\_ENA and SPKOUTR\_ENA. The headphone drivers are controlled by HP1L\_ENA and HP1R\_ENA.

To enable the output PGAs, the reference voltage VMID and the bias current must also be enabled. See "[Reference Voltages and Bias Control](#page-135-0)" for details of the associated controls VMID\_SEL and BIAS\_ENA.

Note that the Speaker and Headphone outputs, the Speaker and Headphone PGAs, and the Speaker and headphone mixers are all disabled by default. The required signal paths must be enabled and unmuted using the control bits described in the respective tables below.



<span id="page-114-0"></span>**Table 69 Output Signal Paths Enable** 



## <span id="page-115-0"></span>**SPEAKER OUTPUT PATHS**

The following sections describe all the speaker output paths and controls. For information on the headphone output paths and controls, refer to the "[Headphone Output Paths](#page-123-0)" section.

## **SPEAKER MIXER CONTROL**

The two speaker mixers - SPKMIXL and SPKMIXR – can each have any combination of the six available input paths enabled as described in [Table 70](#page-116-0) (left speaker mixer) and [Table 71](#page-117-0) (right speaker mixer). The six input signal paths are two from the DACs (DACL and DACR), two from the input mixers (MIXINL and MIXINR) and two bypass paths direct from the IN4 input pins (IN4L and IN4R). The speaker mixers are muted by default.

The two signal paths from the left and right DACs to each of the two speaker mixers SPKMIXL and SPKMIXR are enabled using the register bits DACL\_TO\_SPKMIXL, DACL\_TO\_SPKMIXR, DACR\_TO\_SPKMIXL and DACR\_TO\_SPKMIXR. A selectable -6dB control is available on each of these paths to help avoid signal clipping.

The two DAC output signals can also be configured to bypass the speaker mixers using the SPKMIXL\_TO\_SPKOUTL\_PGA and SPKMIXR\_TO\_SPKOUTR\_PGA register bits. Note that the DAC output signals bypass the mixers by default.

The direct signal paths from each of the input mixers MIXINL and MIXINR to each of the speaker mixers SPKMIXL and SPKMIXR are enabled using the MIXINL\_TO\_SPKMIXL, MIXINL\_TO\_SPKMIXR, MIXINR\_TO\_SPKMIXL and MIXINR\_TO\_SPKMIXR register bits. A selectable -6dB control is available on each of these paths to help avoid signal clipping.

The direct signal paths from the IN4L and IN4R input pins to the speaker mixers SPKMIXL and SPKMIXR are enabled using the IN4L\_TO\_SPKMIXL, IN4L\_TO\_SPKMIXR, IN4R\_TO\_SPKMIXL, and IN4R\_TO\_SPKMIXR register bits. Each input signal path from IN4 also has an associated PGA with a gain range from -15dB to +6dB.







<span id="page-116-0"></span>**Table 70 Left Speaker Mixer Control** 





<b>REGISTER</b> <b>ADDRESS</b>	BIT	<b>LABEL</b>	<b>DEFAULT</b>	<b>DESCRIPTION</b>
	3	MIXINL_TO_SPK <b>MIXR</b>	0	Left Input Mixer to Right Speaker Mixer select $0 = Disabled$ $1 =$ Enabled
	$\overline{c}$	MIXINR_TO_SPK <b>MIXR</b>	0	Right Input Mixer to Right Speaker Mixer select $0 = Disabled$ $1 =$ Enabled
	1	IN4L_TO_SPKMI ΧR	0	Input IN4L to Right Speaker Mixer select $0 = Disabled$ $1 =$ Enabled
	0	IN4R_TO_SPKMI XR	0	Input IN4R to Right Speaker Mixer select $0 = Disabled$ $1 =$ Enabled
R108 (6Ch) Speaker Mixer (4)	8	SPKMIXR_MUTE	1	Right Speaker Mixer Mute $0 =$ Unmuted $1 =$ Muted
	$\overline{7}$	MIXINL_SPKMIX R VOL	0	Left Input Mixer to Right Speaker Mixer volume $0 = 0$ d $B$ $1 = -6dB$
	6	MIXINR_SPKMIX R_VOL	0	Right Input Mixer to Right Speaker Mixer volume $0 = 0$ d $B$ $1 = -6dB$
	5:3	IN4L_SPKMIXR_ <b>VOL</b>	111	Input IN4L to Right Speaker Mixer Volume control $000 = -15dB$ $001 = -12dB$ $010 = -9dB$ $011 = -6dB$ $100 = -3dB$ $101 = 0dB$ $110 = +3dB$ $111 = +6dB$
	2:0	IN4R_SPKMIXR_ <b>VOL</b>	111	Input IN4R to Right Speaker Mixer Volume control $000 = -15dB$ $001 = -12dB$ $010 = -9dB$ $011 = -6dB$ $100 = -3dB$ $101 = 0dB$ $110 = +3dB$ $111 = +6dB$
R109 (6Dh) Speaker Mixer (5)	5	DACL_SPKMIXR _VOL	$\mathbf 0$	Left DAC to Right Speaker Mixer volume $0 = 0$ d $B$ $1 = -6dB$
	4	DACR_SPKMIXR $\overline{\phantom{a}}$ VOL	0	Right DAC to Right Speaker Mixer volume $0 = 0$ d $B$ $1 = -6dB$

<span id="page-117-0"></span>**Table 71 Right Speaker Mixer Control** 



## **SPEAKER OUTPUT PGA CONTROL**

There are four speaker output PGAs – two primary (SPKOUTL and SPKOUTR), and two secondary (SPKL, SPKR). The speaker outputs are each controlled by a primary PGA and a secondary PGA in series.

The SPKOUTL and SPKOUTR PGAs give a high degree of control from -68dB to +6dB in 1dB steps. A detailed table of all SPKOUTL and SPKOUTR gain settings is shown in [Table 73.](#page-120-0) Dedicated secondary PGAs are provided for each of the SPKOUT output pins. The secondary PGAs provide control from 0dB to +9dB in 1.5dB steps, and +12dB, on each channel. See [Figure 33](#page-113-0) for a representation of this layout.

The direct signal paths from the IN4L and IN4R input pins to the speaker mixers SPKMIXL and SPKMIXR are enabled using the IN4L\_TO\_SPKMIXL, IN4L\_TO\_SPKMIXR, IN4R\_TO\_SPKMIXL, and IN4R\_TO\_SPKMIXR register bits. Each input signal path from IN4 also has an associated PGA with a gain range from -15dB to +6dB.

To minimise pop and zipper noise, it is recommended that only SPKOUTL PGA and SPKOUTR PGA are modified while the output signal path is active as these are the only Speaker PGAs with Zero Cross. In the case of a long period without zero-crossings, a timeout function is provided. When the zero-cross function is enabled, the volume will update after the timeout period if no earlier zero-cross has occurred. The timeout clock is enabled using TOCLK ENA; the timeout period is set by TOCLK\_DIV. See "[Clocking and Sample Rates](#page-148-0)" for more information on these fields. It is recommended that the other gain controls on the signal paths should not be modified while the signal path is active.

The left and right channels on the SPKOUT pins can be boosted using the CLASSD\_VOL register. Note that both left and right channels are updated simultaneously with the CLASSD\_VOL register.

The speaker output signal can be muted using the SPKOUTL\_PGA\_MUTE and SPKOUTR\_PGA\_MUTE registers. The speaker outputs are un-muted by default.

The SPKOUT\_VU bits control the loading of the speaker PGA volume data. When SPKOUT\_VU is set to 0, the volume control data will be loaded into the respective control register, but will not actually change the gain setting. The left and right Speaker PGA volume settings are both updated when a 1 is written to any of the SPKOUT\_VU bits. This makes it possible to update the gain of the left and right output paths simultaneously.



The Speaker PGA volume control register fields are described i[n Table 72.](#page-119-0)





<span id="page-119-0"></span>**Table 72 Speaker Output PGA (SPKOUTL\_VOL, SPKOUTR\_VOL) Control** 





<span id="page-120-0"></span>**Table 73 Headphone PGA and Speaker PGA Volume Range** 

## **SPEAKER OUTPUT CONFIGURATIONS**

The speaker outputs SPKOUT are driven by the two speaker PGAs SPKOUTL and SPKOUTR. Fine volume control is available on the speaker paths using the SPKOUTL\_VOL and SPKOUTR\_VOL PGAs. A volume boost function (CLASSD\_VOL) is available on both the speaker paths.

The speaker outputs SPKOUTL and SPKOUTR operate in a BTL configuration in Class D amplifier mode. The speaker outputs are capable of supporting up to 1W per channel into stereo  $8\Omega$  BTL loads, or 2W into a mono  $4\Omega$  BTL load.

The connections for stereo and mono speaker configurations are shown in [Figure 34](#page-121-0) 





<span id="page-121-0"></span>**Figure 34 Mono and Stereo Speaker Output Configuration** 

Eight levels of AC signal boost are provided in order to deliver maximum output power for many commonly-used SPKVDD/AVDD combinations. The AC boost levels from 0dB to +12dB are selected using register bit CLASSD\_VOL, which boosts left and right channels equally. To prevent pop noise, CLASSD\_VOL should not be modified while the speaker outputs are enabled. [Figure 35](#page-121-1) illustrates the speaker outputs and gain/boost options available.

Ultra-low leakage and high PSRR allow the speaker supply SPKVDD to be directly connected to a lithium battery. Note that an appropriate SPKVDD supply voltage must be provided to prevent waveform clipping when speaker boost is used.

DC gain is applied automatically with a shift from VMID to SPKVDD/2. This provides optimum signal swing for maximum output power.



<span id="page-121-1"></span>**Figure 35 Speaker Output Configuration and AC Boost Operation** 





**Table 74 Class D Speaker Driver Control** 



## <span id="page-123-0"></span>**HEADPHONE OUTPUT PATHS**

The following sections describe all the headphone output paths and controls. For information on the speaker output paths and controls, refer to the earlier "[Speaker Output Paths](#page-115-0)" section.

## **HEADPHONE SIGNAL PATHS ENABLE**

The WM8962 headphone drivers incorporate SilentSwitch technology which enables pops normally associated with Start-Up, Shut-Down or signal path control to be suppressed. To achieve maximum benefit from these features, careful attention is required to the sequence and timing of these controls. Note that, under the recommended usage conditions of the WM8962, these features will be configured by running the default Start-Up and Shut-Down sequences as described in the "[Control](#page-189-0)  [Write Sequencer](#page-189-0)" section. In these cases, the user does not need to set these register fields directly.

The Headphone output drivers can be actively switched to AGND through internal resistors if desired. This is desirable at start-up in order to achieve a known condition prior to enabling the output. This is also desirable in shutdown to prevent the external connections from being affected by the internal circuits. The HPOUTL and HPOUTR outputs are shorted to AGND by default; the short circuit is removed on each of these paths by setting the applicable fields HP1L\_RMV\_SHORT and HP1R\_RMV\_SHORT.

The ground-referenced Headphone output drivers are designed to suppress pops and clicks when enabled or disabled. However, it is necessary to control the drivers in accordance with a defined sequence in start-up and shut-down to achieve the pop suppression. It is also necessary to schedule the DC Servo offset correction at the appropriate point in the sequence (see "[DC Servo](#page-132-0)"). [Table 75](#page-123-1)  and [Table 76](#page-123-2) describe the recommended sequences for enabling and disabling these output drivers.



<span id="page-123-1"></span>**Table 75 Headphone Output Enable Sequence** 



<span id="page-123-2"></span>**Table 76 Headphone Output Disable Sequence** 

The register bits relating to pop suppression control are defined in [Table 77.](#page-124-0)





<span id="page-124-0"></span>**Table 77 Headphone Output Signal Paths Control** 



### **HEADPHONE MIXER CONTROL**

The two headphone mixers - HPMIXL and HPMIXR – can each have any combination of the six available input paths enabled as described in [Table 78](#page-126-0) (left headphone mixers) and [Table 79](#page-127-0) (right headphone mixers). The six input signal paths are two from the DACs (DACL and DACR), two from the input mixers (MIXINL and MIXINR) and two bypass paths direct from the IN4 input pins (IN4L and IN4R). The headphone mixers are muted by default.

The two signal paths from the left and right DACs to each of the two headphone mixers HPMIXL and HPMIXR are enabled using the register bits DACL\_TO\_HPMIXL, DACL\_TO\_HPMIXR, DACR\_TO\_HPMIXL and DACR\_TO\_HPMIXR. There is no selectable gain associated with these mixer paths.

The two DAC output signals can also be configured to bypass the headphone mixers using the HPMIXL\_TO\_HPOUTL\_PGA and HPMIXR\_TO\_HPOUTR\_PGA\_register bits. Note that the DAC output signals bypass the mixers by default.

The direct signal paths from each of the input mixers MIXINL and MIXINR to each of the headphone mixers HPMIXL and HPMIXR are enabled using the MIXINL\_TO\_HPMIXL, MIXINL\_TO\_HPMIXR, MIXINR\_TO\_HPMIXL and MIXINR\_TO\_HPMIXR register bits. A selectable -6dB control is available on each of these paths to help avoid signal clipping.

The direct signal paths from the IN4L and IN4R input pins to the headphone mixers HPMIXL and HPMIXR are enabled using the IN4L\_TO\_HPMIXL, IN4L\_TO\_HPMIXR, IN4R\_TO\_HPMIXL, and IN4R\_TO\_HPMIXR register bits. Each input signal path from IN4 also has an associated PGA with a gain range from -15dB to +6dB.







<span id="page-126-0"></span>**Table 78 Left Headphone Mixer Control** 







<span id="page-127-0"></span>**Table 79 Right Headphone Mixer Control** 



## **HEADPHONE OUTPUT PGA CONTROL**

There are four headphone output PGAs – two primary (HPOUTL and HPOUTR), and two secondary (HP1L, HP1R). The headphone outputs are each controlled by a primary PGA and a secondary PGA in series.

The HPOUTL and HPOUTR PGAs give a high degree of control from -68dB to +6dB in 1dB steps. A detailed table of all HPOUTL and HPOUTR gain settings is shown in [Table 73.](#page-120-0) Secondary PGAs for HPOUTL and HPOUTR provide control from -7dB to 0dB in 1dB steps on each channel. See [Figure](#page-113-0)  [33](#page-113-0) for a representation of this layout.

The HPOUT PGAs are controlled using the HPOUTL\_VOL and HPOUTR\_VOL registers, providing fine volume control to HPOUTL and HPOUTR.

To prevent "zipper noise", a zero-cross function is provided on the HPOUTL and HPOUTR output PGAs. When this feature is enabled, volume updates will not take place until a zero-crossing is detected. In the case of a long period without zero-crossings, a timeout function is provided. When the zero-cross function is enabled, the volume will update after the timeout period if no earlier zero-cross has occurred. The timeout clock is enabled using TOCLK\_ENA; the timeout period is set by TOCLK\_DIV. See "[Clocking and Sample Rates](#page-148-0)" for more information on these fields.

It is recommended that only HPOUTL PGA and HPOUTR PGA are modified while the output signal path is active as these are the only Headphone PGAs with the zero-cross function. It is recommended that the other gain controls on the signal paths should not be modified while the signal path is active.

The left and right channels can also be attenuated independently using the HP1L\_VOL and HP1R\_VOL registers. Note that there is no zero-cross function associated with these registers.

The headphone output signal can be muted using the HPOUTL\_PGA\_MUTE and HPOUTR\_PGA\_MUTE registers. The headphone outputs are un-muted by default.

The HPOUT\_VU bits control the loading of the Headphone Output PGA volume data and the PGA mute functions. When HPOUT\_VU is set to 0, the volume control data will be loaded into the respective control register, but will not actually change the gain setting. The left and right Headphone Output PGA volume settings are both updated when a 1 is written to any of the HPOUT\_VU bits. Similarly, the HPOUTL\_PGA\_MUTE and HPOUTR\_PGA\_MUTE settings are only effective when a 1 is written to either HPOUT\_VU bit. This makes it possible to update the gain of the left and right output paths simultaneously.

Note that the HP1L\_VOL and HP1R\_VOL registers are effective immediately when updated; the HPOUT\_VU bits have no control over the Secondary PGA volume registers. For best performance, the Secondary PGA volume registers should be set to 000b (-7dB). See "[Reference Voltages and](#page-135-0)  [Bias Control](#page-135-0)" for further details of the High Performance headphone playback configuration.







<span id="page-129-0"></span>**Table 80 Headphone Output PGA (HPOUTL\_VOL, HPOUTR\_VOL, HP1L\_VOL, HP1R\_VOL) Control** 

## **HEADPHONE OUTPUT CONFIGURATIONS**

The headphone output driver is capable of driving up to 25mW into a 16Ω or 32Ω load such as a stereo headset or headphones. The outputs are ground-referenced, eliminating any requirement for AC coupling capacitors. This is achieved by having separate positive and negative supply rails



powered by an on-chip charge pump. A DC Servo circuit removes any DC offset from the headphone outputs, suppressing 'pop' noise and minimising power consumption. The Charge Pump and DC Servo are described separately (see "[Charge Pump](#page-130-0)" and "[DC Servo](#page-132-0)" respectively).

It is recommended to connect a zobel network to the headphone output pins HPOUTL and HPOUTR for best audio performance in all applications. The components of the zobel network have the effect of dampening high frequency oscillations or instabilities that can arise outside the audio band under certain conditions. Possible sources of these instabilities include the inductive load of a headphone coil or an active load in the form of an external line amplifier. The capacitance of lengthy cables or PCB tracks can also lead to amplifier instability. The zobel network should comprise of a  $20\Omega$  resistor and 100nF capacitor in series with each other, as illustrated in [Figure 36.](#page-130-1) 

Note that the zobel network may be unnecessary in some applications; it depends upon the characteristics of the connected load. It is recommended to include these components for best audio quality and amplifier stability in all cases.



**Figure 36 Zobel Network Components for HPOUTL and HPOUTR** 

The headphone output incorporates a common mode, or ground loop, feedback path which provides rejection of system-related ground noise. The return path is via HPOUTFB. This pin must be connected to ground for normal operation of the headphone output. No register configuration is required.

## <span id="page-130-1"></span><span id="page-130-0"></span>**CHARGE PUMP**

The WM8962 incorporates a dual-mode Charge Pump which generates the supply rails for the headphone output drivers, HPOUTL and HPOUTR. The Charge Pump has a single supply input, CPVDD, and generates split rails CPVOUTP and CPVOUTN according to the selected mode of operation. The Charge Pump connections are illustrated in [Figure 37](#page-130-2) (see "[Electrical Characteristics](#page-9-0)" for external component values). An input decoupling capacitor may also be required at CPVDD, depending upon the system configuration.



<span id="page-130-2"></span>**Figure 37 Charge Pump External Connections** 



The Charge Pump is enabled by setting the CP\_ENA bit. When enabled, the charge pump adjusts the output voltages (CPVOUTP and CPVOUTN) as well as the switching frequency in order to optimise the power consumption according to the operating conditions. This can take two forms, which are selected using the CP\_DYN\_PWR register bit.

- Register control (CP\_DYN\_PWR = 0)
- Dynamic control (CP\_DYN\_PWR = 1)

Under Register control, the HPOUTL\_VOL and HPOUTR\_VOL register settings are used to control the charge pump mode of operation.

Under Dynamic control, the audio signal level in the DAC is also used to control the charge pump mode of operation. This is the Wolfson 'Class W' mode, which allows the power consumption to be optimised in real time.

When selecting Register control (CP\_DYN\_PWR = 0), a '1' must be written to the HPOUT\_VU bit to complete the mode change. HPOUT VU is defined in the "[Headphone Output Paths](#page-123-0)" section (Table [80\)](#page-129-0).

Note that, when selecting Dynamic control (CP\_DYN\_PWR = 1), the Charge Pump mode change is implemented immediately when CP\_DYN\_PWR is updated.

When digital sidetone is used (see "[Digital Mixing](#page-91-0)"), it is recommended that the Charge Pump operates in Register Control mode only (CP\_DYN\_PWR = 0). This is because the Dynamic Control mode (Class W) does not measure the sidetone signal level and hence the Charge Pump configuration cannot be optimised for all signal conditions when digital sidetone is enabled; this could lead to signal clipping.

When Virtual Surround Sound (VSS), HD Bass or DAC ReTune is used (see "[DAC Signal Path](#page-96-0)  [Enhancements](#page-96-0)"), it is recommended that the Charge Pump operates in Register Control mode only (CP\_DYN\_PWR = 0). This is because the Dynamic Control mode (Class W) does not measure the DSP Signal Enhancements level and hence the Charge Pump cannot be optimised for all signal conditions when VSS, HD Bass or DAC ReTune is enabled; this could lead to signal clipping.

Under the recommended usage conditions of the WM8962, the Charge Pump will be enabled by running the default headphone Start-Up sequence as described in the "[Control Write Sequencer](#page-189-0)" section. (Similarly, it will be disabled by running the Shut-Down sequence.) In these cases, the user does not need to write to the CP\_ENA bit. The Charge Pump operating mode defaults to Register control; Dynamic control may be selected by setting the CP\_DYN\_PWR register bit, if appropriate.

The SYSCLK signal must be present for the charge pump to function. The clock division from MCLK (or the internal oscillator) is handled transparently by the WM8962 without user intervention, as long as SYSCLK and sample rates are set correctly (see "[Clocking and Sample Rates](#page-148-0)" section). The clock divider ratio depends on the SAMPLE\_RATE[2:0] and MCLK\_RATE[3:0] register settings.



The Charge Pump control fields are described i[n Table 81.](#page-131-0) 

<span id="page-131-0"></span>**Table 81 Charge Pump Control** 



## <span id="page-132-0"></span>**DC SERVO**

The WM8962 provides four DC servo circuits - two on the headphone outputs HPOUTL and HPOUTR, and two on the analogue input paths INL and INR. The DC servo circuits remove offset from these signal paths.

Removal of DC offset on the headphone outputs is important because any deviation from GND at the output pin will cause current to flow through the load under quiescent conditions, resulting in increased power consumption. Additionally, the presence of DC offsets can result in audible pops and clicks at power up and power down. The DC servo ensures that the DC level on the headphone outputs is within 1.2mV of GND.

Removal of DC offset on the input paths is important because any deviation from VMID at the ADC input will prevent correct operation of the zero-cross detection and may also restrict the maximum analogue input signal level. (Zero-cross detection is available for PGA volume updates, including when the PGA is controlled by the ALC control.)

The recommended usage of the DC Servo is initialised by running the default Start-Up sequence as described in the "[Control Write Sequencer](#page-189-0)" section. The default Start-Up sequence executes a series of DC offset corrections, after which the measured offset correction is maintained on the headphone output channels.

Updates to the DC Servo correction can also be scheduled using register writes, including during audio playback. The relevant control fields are described in the following paragraphs and are defined i[n Table 82.](#page-133-0)

### **DC SERVO ENABLE AND START-UP**

The DC Servo circuits are enabled on HPOUTL and HPOUTR by setting HP1L\_DCS\_ENA and HP1R\_DCS\_ENA respectively. Equivalent registers are provided for the analogue input paths INL and INR. When the DC Servo is enabled, the DC offset correction can be commanded in different ways, as described below.

Writing a logic 1 to HP1L\_DCS\_STARTUP initiates a series of DC offset measurements and applies the necessary correction to the HPOUTL output. On completion, the output will be within 1.2mV of AGND. This is the DC Servo mode selected by the default Start-Up sequence. Completion of this DC offset correction is indicated by the DCS\_STARTUP\_DONE\_HP1L, as described in [Table 82.](#page-133-0)

The DC Servo Start-Up function is supported on all four DC Servo channels; individual register control is provided for each channel. The DC Servo Start-Up can be commanded on multiple channels simultaneously if required. Typically, this operation takes 24ms per channel.

The DC Servo control fields associated with start-up operation are described in [Table 82.](#page-133-0) For Headphone output DC offset correction, it is important to note that the DC Servo Start-Up mode should be commanded as part of a control sequence which includes muting and shorting of the headphone outputs; a suitable sequence is defined in the default Start-Up sequence (see "[Control](#page-189-0)  [Write Sequencer](#page-189-0)"). See also the "[Headphone Output Paths](#page-123-0)" section for the details of the recommended Headphone Enable/Disable sequence.

Note that, once the DC offset correction has been performed, the measured offset will be maintained in memory, even when the associated signal path is disabled. This means that, if required, the DC offset correction can be performed on all channels during start-up, and each channel may then be disabled or enabled when required, without having to re-schedule the DC offset correction.

The DC Servo circuit uses the Charge Pump power supply. The Charge Pump must be enabled by setting the CP\_ENA register bit and ensuring that a suitable clock (eg. MCLK) is present. If these conditions are not met, then DC offset correction cannot be performed. See "[Charge Pump](#page-130-0)" and "[Clocking and Sample Rates](#page-148-0)" for details of the associated controls.





<span id="page-133-0"></span>**Table 82 DC Servo Enable and Start-Up Modes** 



## **DC SERVO ACTIVE MODES**

The DC Servo Start-Up mode described above is suitable for initialising the DC offset correction circuit on the input or output signal paths as part of a controlled start-up sequence which is executed before the signal path is fully enabled. The WM8962 also supports DC offset measurement and correction on the HP output paths whilst the signal path is active; this may be of benefit following a large change in signal gain, which can lead to a change in DC offset level.

Writing a logic 1 to HP1L\_DCS\_SYNC initiates a series of DC offset measurements and applies the necessary correction to the HPOUTL output. Writing a logic 1 to HP1R\_DCS\_SYNC initiates a series of DC offset measurements and applies the necessary correction to the HPOUTR output.

The number of DC Servo operations performed is determined by HP1\_DCS\_SYNC\_STEP. A maximum of 127 operations may be selected, though a much lower value will be sufficient in most applications. The DC Servo uses filtering to measure the DC offset in the presence of any audio that may be present; this requires a longer time to perform the correction process than in the Start-Up mode, and means that the DC Servo may be operating for several seconds after the process was initiated.

The DC Servo Sync mode described above is supported on the HPOUT DC Servo channels; individual register control is provided for each channel. It is recommended that the DC Servo Sync mode is scheduled whenever a large change in signal gain (eg. >6dB) is applied in the output signal path. Note that the DC Servo Sync mode is not required on the input signal paths as the DC offset in these paths does not change with gain, and only the Start-Up correction is necessary.

The DC Servo control fields associated with Sync mode (suitable for use on a signal path that is in active use) are described i[n Table 83.](#page-134-0) 



<span id="page-134-0"></span>**Table 83 DC Servo Active Modes** 



# <span id="page-135-0"></span>**REFERENCE VOLTAGES AND BIAS CONTROL**

This section describes the analogue reference voltage and bias current controls. It also describes the VMID soft-start circuit for pop suppressed start-up and shut-down. Note that, under the recommended usage conditions of the WM8962, these features will be configured by running the default Start-Up and Shut-Down sequences as described in the "[Control Write Sequencer](#page-189-0)" section. In these cases, the user does not need to set these register fields directly.

## **ANALOGUE REFERENCE AND MASTER BIAS**

The analogue circuits in the WM8962 require a mid-rail analogue reference voltage, VMID. This reference is generated from AVDD via a programmable resistor chain. The VMID reference generator requires a bias current, which is enabled by STARTUP\_BIAS\_ENA. Together with the external VMID decoupling capacitor, the programmable VMID resistor chain results in a slow, normal or fast charging characteristic on VMID. This is controlled by the VMID\_SEL register, and can be used to optimise the reference for normal operation, low power standby or for fast start-up as described in [Table 84.](#page-135-1) For normal operation, the VMID\_SEL field should be set to 01.

A soft-start circuit is provided in order to control the switch-on of the VMID reference; this is enabled by setting VMID\_RAMP. When the soft-start circuit is enabled prior to enabling VMID\_SEL, the VMID reference rises smoothly, without any step change that could otherwise occur.

The analogue circuits in the WM8962 require a bias current. The normal bias current is enabled by setting BIAS\_ENA. Note that the normal bias current source requires VMID to be enabled also.

The analogue inputs to the WM8962 are biased to VMID in normal operation. In order to avoid audible pops caused by a disabled signal path dropping to AGND, the WM8962 can maintain these connections at VMID when the relevant input stage is disabled. This is achieved by connecting a buffered VMID reference to the input or output. The buffered VMID reference is enabled by setting VMID\_BUF\_ENA.



<span id="page-135-1"></span>**Table 84 Reference Voltages and Master Bias Enable** 

## **INPUT SIGNAL PATH BIAS CONTROL SETTINGS**

All the analogue circuits of the WM8962 require a bias current. The bias current in the input signal path circuits can be controlled using the register bits described in [Table 85.](#page-136-0)

When adjusting the bias settings, there is always a trade-off between performance and power. Selecting a lower bias can be used to reduce power consumption, but may have a marginal impact on audio performance in some usage modes. Selecting a higher bias offers a performance improvement, but also an increase in power consumption.





**Table 85 Input Signal Path Bias Control Settings** 

It is recommended that the input signal path bias control settings are selected only from the supported combinations listed in [Table 86.](#page-136-1)

<span id="page-136-0"></span>

<span id="page-136-1"></span>**Table 86 Recommended Bias Control Settings (Input Signal Path)** 

## **OUTPUT SIGNAL PATH BIAS CONTROL SETTINGS**

All the analogue circuits of the WM8962 require a bias current. The bias current in the output signal path circuits can be controlled using the register bits described in [Table 87.](#page-137-0)

When adjusting the bias settings, there is always a trade-off between performance and power. Selecting a lower bias can be used to reduce power consumption, but may have a marginal impact on audio performance in some usage modes. Selecting a higher bias offers a performance improvement, but also an increase in power consumption.







**Table 87 Output Signal Path Bias Control Settings** 

It is recommended that the output signal path bias control settings are selected only from the supported combinations listed in [Table 88.](#page-137-1)

Note that, for the specified performance in 'High Performance' mode, the headphone output secondary PGAs must be set to -7dB attenuation. See "[Headphone Output Paths](#page-123-0)" for details of the associated registers.

<span id="page-137-0"></span>

<span id="page-137-1"></span>**Table 88 Recommended Bias Control Settings (Output Signal Path)** 

Note that power consumption in the WM8962 can be optimised in real time using the adaptive Charge Pump that provides the supply rails to the headphone driver. The Dynamic control mode of the Charge Pump provides lowest power consumption, and may be selected in Low Power or High Performance headphone playback modes.

Note that there are some operating conditions in which the Dynamic control mode should not be selected; these are described in the "[Charge Pump](#page-130-0)" section.

## **DIGITAL AUDIO INTERFACE**

The digital audio interface is used for inputting DAC data to the WM8962 and outputting ADC data from it. The digital audio interface uses four pins:

- ADCDAT: ADC data output
- DACDAT: DAC data input
- LRCLK: Left/Right data alignment clock
- BCLK: Bit clock, for synchronisation

The clock signals BCLK and LRCLK can be outputs when the WM8962 operates as a master, or inputs when it is a slave (see "[Master and Slave Mode Operation](#page-138-0)", below).

Four different audio data formats are supported:

- Left justified
- Right justified
- $l^2S$
- DSP mode

All four of these modes are MSB first. They are described in "[Audio Data Formats \(Normal Mode\)](#page-139-0)" below. Refer to the "[Signal Timing Requirements](#page-24-0)" section for timing information.

Time Division Multiplexing (TDM) is available in all four data format modes. The WM8962 can be programmed to send and receive data in one of two time slots.

<span id="page-138-0"></span>

PCM operation is supported using the DSP mode.

## **MASTER AND SLAVE MODE OPERATION**

The WM8962 digital audio interface can operate as a master or slave as shown in [Figure 38](#page-138-1) and [Figure 39.](#page-138-2)



<span id="page-138-2"></span>

<span id="page-138-1"></span>Figure 38 Master Mode **Figure 39 Slave Mode** 

The Audio Interface output control is illustrated above. The MSTR control register determines whether the WM8962 generates the clock signals. The MSTR register field is defined i[n Table 89.](#page-138-3) 



<span id="page-138-3"></span>**Table 89 Audio Interface Master/Slave Control** 

### **OPERATION WITH TDM**

Time division multiplexing (TDM) allows multiple devices to transfer data simultaneously on the same bus. The WM8962 ADCs and DACs support TDM in master and slave modes for all data formats and word lengths. TDM is enabled and configured using register bits defined in the "[Digital Audio Interface](#page-143-0)  [Control](#page-143-0)" section.





**Figure 40 TDM with WM8962 as Master Figure 41 TDM with Other CODEC as Master** 





**Figure 42 TDM with Processor as Master** 

**Note:** The WM8962 is a 24-bit device. If the user operates the WM8962 in 32-bit mode then the 8 LSBs will be ignored on the receiving side and not driven on the transmitting side. It is therefore recommended to add a pull-down resistor, if necessary, to the DACDAT line and the ADCDAT line in TDM mode.

## **BCLK FREQUENCY**

The BCLK frequency is controlled relative to SYSCLK by the BCLK\_DIV divider. Internal clock divide and phase control mechanisms ensure that the BCLK and LRCLK edges will occur in a predictable and repeatable position relative to each other and relative to the data for a given combination of DAC/ADC sample rate and BCLK\_DIV settings.

BCLK\_DIV is defined in the "[Digital Audio Interface Control](#page-143-0)" section. See also "[Clocking and Sample](#page-148-0)  [Rates](#page-148-0)" section for more information.

## <span id="page-139-0"></span>**AUDIO DATA FORMATS (NORMAL MODE)**

In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each LRCLK transition.





In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.





**Figure 44 Left Justified Audio Interface (assuming n-bit word length)** 

In I<sup>2</sup>S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.



**Figure 45 I2S Justified Audio Interface (assuming n-bit word length)** 

In DSP mode, the left channel MSB is available on either the  $1<sup>st</sup>$  (mode B) or  $2<sup>nd</sup>$  (mode A) rising edge of BCLK (selectable by LRCLK\_INV) following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

In device master mode, the LRCLK output will resemble the frame pulse shown in Figure 46 and Figure 47. In device slave mode, Figure 48 and Figure 49, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse.



**Figure 46 DSP Mode Audio Interface (mode A, LRCLK\_INV=0, Master)** 





**Figure 47 DSP Mode Audio Interface (mode B, LRCLK\_INV=1, Master)** 



**Figure 48 DSP Mode Audio Interface (mode A, LRCLK\_INV=0, Slave)** 



**Figure 49 DSP Mode Audio Interface (mode B, LRCLK\_INV=1, Slave)** 

PCM operation is supported in DSP interface mode. WM8962 ADC data that is output on the Left Channel will be read as mono PCM data by the receiving equipment. Mono PCM data received by the WM8962 will be treated as Left Channel data. This data may be routed to the Left/Right DACs as described in the "[Digital Mixing](#page-91-0)" section.

## **AUDIO DATA FORMATS (TDM MODE)**

TDM is supported in master and slave mode and is enabled by register bits AIFADC\_TDM\_MODE and AIFDAC\_TDM\_MODE. All audio interface data formats support time division multiplexing (TDM) for ADC and DAC data.

Two time slots are available (Slot 0 and Slot 1), selected by register bits AIFADC\_TDM\_SLOT and AIFDAC\_TDM\_SLOT which control time slots for the ADC data and the DAC data.



When TDM is enabled, the ADCDAT pin will be tri-stated immediately before and immediately after data transmission, to allow another ADC device to drive this signal line for the remainder of the sample period. Note that it is important that two ADC devices do not attempt to drive the data pin simultaneously. A short circuit may occur if the transmission time of the two ADC devices overlap with each other. See "[Audio Interface Timing](#page-25-0)" for details of the ADCDAT output relative to BCLK signal. Note that it is possible to ensure a gap exists between transmissions by setting the transmitted word length to a value higher than the actual length of the data. For example, if 32-bit word length is selected where only 24-bit data is available, then the WM8962 interface will tri-state after transmission of the 24-bit data, ensuring a gap after the WM8962's TDM slot.

When TDM is enabled, BCLK frequency must be high enough to allow data from both time slots to be transferred. The relative timing of Slot 0 and Slot 1 depends upon the selected data format as shown i[n Figure 50 t](#page-142-0)[o Figure 54.](#page-143-1) 



**Figure 50 TDM in Right-Justified Mode** 

<span id="page-142-0"></span>

**Figure 51 TDM in Left-Justified Mode** 



**Figure 52 TDM in I2S Mode** 





**Figure 53 TDM in DSP Mode A** 



**Figure 54 TDM in DSP Mode B** 

# <span id="page-143-1"></span><span id="page-143-0"></span>**DIGITAL AUDIO INTERFACE CONTROL**

The register bits controlling audio data format, word length, left/right channel data configuration and TDM are summarised in Table 90.






**Table 90 Digital Audio Interface Data Control** 

### **AUDIO INTERFACE TRI-STATE**

Register bit AIF\_TRI can be used to tri-state the audio interface pins as described in Table 91. All digital audio interface pins will be tri-stated by this function, regardless of the state of other registers which control these pin configurations.



**Table 91 Digital Audio Interface Tri-State Control** 

## **BCLK AND LRCLK CONTROL**

The audio interface can be programmed to operate in master mode or slave mode using the MSTR register bit.

In master mode, the BCLK and LRCLK signals are generated by the WM8962 when any of the ADCs or DACs is enabled. In slave mode, the BCLK and LRCLK clock outputs are disabled by default to allow another digital audio interface to drive these pins. Refer to "[Clocking and Sample Rates](#page-148-0)" for specific operating constraints in this configuration.





**Table 92 Digital Audio Interface Clock Control** 

# <span id="page-145-0"></span>**COMPANDING**

The WM8962 supports A-law and  $\mu$ -law companding on both transmit (ADC) and receive (DAC) sides as shown in [Table 93.](#page-145-1)



<span id="page-145-1"></span>**Table 93 Companding Control** 



Companding involves using a piecewise linear approximation of the following equations (as set out by ITU-T G.711 standard) for data compression:

 $\mu$ -law (where  $\mu$ =255 for the U.S. and Japan):



The companded data is also inverted as recommended by the G.711 standard (all 8 bits are inverted for  $\mu$ -law, all even data bits are inverted for A-law). The data will be transmitted as the first 8 MSBs of data.

Companding converts 13 bits ( $\mu$ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. This provides greater precision for low amplitude signals than for high amplitude signals, resulting in a greater usable dynamic range than 8 bit linear quantization. The companded signal is an 8-bit word comprising sign (1 bit), exponent (3 bits) and mantissa (4 bits).

8-bit mode is selected whenever DAC\_COMP=1 or ADC\_COMP=1. The use of 8-bit data allows samples to be passed using as few as 8 BCLK cycles per LRCLK frame. When using DSP mode B, 8bit data words may be transferred consecutively every 8 BCLK cycles.

8-bit mode (without Companding) may be enabled by setting DAC\_COMPMODE=1 or ADC\_COMPMODE=1, when DAC\_COMP=0 and ADC\_COMP=0.



**Table 94 8-bit Companded Word Composition** 



**Figure 55 µ-Law Companding** 





**Figure 56 A-Law Companding** 

# **LOOPBACK**

Setting the LOOPBACK register bit enables digital loopback. When this bit is set, the ADC digital data output is routed to the DAC digital data input path. The digital audio interface input (DACDAT) is not used when LOOPBACK is enabled.



**Table 95 Loopback Control** 

**Note:** When the digital sidetone is enabled, ADC data will also be added to DAC digital data input path within the Digital Mixing circuit. This applies regardless of whether LOOPBACK is enabled.



# <span id="page-148-0"></span>**CLOCKING AND SAMPLE RATES**

The internal clocks for the WM8962 are all derived from a common internal clock source, SYSCLK. This clock is the reference for the ADCs, DACs, DSP core functions, digital audio interface, Class D switching amplifier, DC servo control and other internal functions.

SYSCLK can either be derived directly from MCLK, or may be generated from the Frequency Locked Loop (FLL) or Phase Locked Loop (PLL). Many commonly-used audio sample rates can be derived directly from typical MCLK frequencies; the FLL and PLL provide additional flexibility for a wide range of reference frequencies. To avoid audible glitches, all clock configurations must be set up before enabling playback. The FLL can be used to generate a free-running clock in the absence of an external reference source; see "[Free-Running FLL Clock](#page-167-0)" for further details. See "[Internal / External](#page-157-0)  [Clock Generation](#page-157-0)" for further details of the PLL and FLL circuits.

The WM8962 supports automatic clocking configuration. The programmable dividers associated with the ADCs, DACs, DSP core functions, Class D switching and DC servo are configured automatically, with values determined from the MCLK\_RATE and SAMPLE\_RATE fields. The user must also configure the OPCLK (if required), the TOCLK (if required) and the digital audio interface.

ADC/DAC oversample rates of 64fs or 128fs are supported (based on a 48kHz sample rate).

A 256kHz clock, supporting a number of internal functions, is derived from SYSCLK.

The Class D switching amplifier and DC servo control circuits are clocked from SYSCLK.

A GPIO Clock, OPCLK, can be derived from SYSCLK and output on a GPIO pin to provide clocking to other devices. This clock is enabled by OPCLK\_ENA and controlled by OPCLK\_DIV.

A slow clock, TOCLK, is used to set the timeout period for volume updates when zero-cross detect is used. This clock is enabled by TOCLK ENA and controlled by TOCLK DIV. A de-bounce clock, DBCLK, is used to control the de-bouncing of button/accessory detect GPIO inputs and selected interrupt inputs. This clock is enabled automatically whenever GPIO or interrupt de-bouncing is selected. The de-bounce clock frequency is controlled by DBCLK\_DIV.

In master mode, BCLK is derived from DSPCLK via a programmable divider set by BCLK\_DIV. In master mode, the LRCLK is derived from BCLK via a programmable divider AIF\_RATE.

In Slave mode, BCLK and LRCLK are inputs to the WM8962, allowing another digitial audio interface to drive these pins. See the "[BCLK and LRCLK Control](#page-156-0)" sub-section for specific operating constraints in this configuration.

The control registers associated with Clocking and Sample Rates are shown in [Table 98](#page-151-0) t[o Table 103.](#page-155-0)

The overall clocking scheme for the WM8962 is illustrated i[n Figure 57.](#page-149-0) 





<span id="page-149-1"></span><span id="page-149-0"></span>**Figure 57 SYSCLK and Internal Clocking Scheme** 

### **SYSCLK CONTROL**

The MCLK\_SRC register is used to select the source for MCLK. The source may be either the MCLK pin, FLL or PLL3. The PLL3 source, when selected, is controlled by the PLL\_SYSCLK\_DIV divider.

The selected source may be adjusted by the programmable divider SYSCLK\_DIV; this is configured automatically by the WM8962 to ensure that SYSCLK <= 12.288MHz. (Note that the SYSCLK\_DIV divider is a read-only register; it cannot be written to.)

The MCLK\_SRC register is controlled automatically under certain circumstances, as described below. The associated control register, CLKREG\_OVD, is defined in the following section ("[Automatic](#page-151-1)  [Clocking Configuration](#page-151-1)").

When a logic 1 is applied on the GPIO5 pin, the MCLK\_SRC register is set to 01b, selecting FLL as the source. In this case, the MCLK\_SRC register is locked to prevent accidental writes to this register. The MCLK\_SRC register can be unlocked by setting the CLKREG\_OVD bit.

When a logic 0 is applied on the GPIO5 pin, the MCLK\_SRC register defaults to 00b, selecting MCLK as the source. In this case, the default (00b) is selected on the falling edge of GPIO5; other settings can then be selected by writing to the MCLK\_SRC register as normal.



Note that it is important that the GPIO5 input is held in a defined logic state (logic '0' or logic '1') during start-up; it must not be left floating. If normal GPIO functionality is required on the GPIO5 pin, then the CLKREG\_OVD bit must be set to '1' in order to select normal read/write control of all the clocking registers, and to permit GPIO functions. The GPIO5 pin must be held in a defined logic state (logic '0' or logic '1') whenever the pin is configured as an input, including whenever CLKREG\_OVD = 0 (default).

See "[Internal / External Clock Generation](#page-157-0)" for more details of the FLL and PLL clock generators.

The SYSCLK signal is enabled by register bit SYSCLK\_ENA. This bit should be set to 0 when reconfiguring clock sources.

The following operating frequency limits are recommended when configuring SYSCLK. Failure to observe these limits may result in degraded noise performance.

- $MCLK \geq 3MHz$
- If DAC HP = 1 or ADC HP = 1, then MCLK  $\geq 6$ MHz

The valid clocking ratios for DAC and/or ADC operation are identified in [Table 96.](#page-150-0) See als[o Table 97](#page-150-1)  for details of the supported functions for each combination of Sample Rate and MCLK / fs ratio.



**Table 96 MCLK / Sample Rate Availability** 

<span id="page-150-0"></span>

<span id="page-150-1"></span>**Table 97 DAC/ADC and Audio Enhancements Availability** 

The supported MCLK frequency range is defined in the "[Signal Timing Requirements](#page-24-0)".

The MCLK / fs ratio is set using the MCLK\_RATE register. See "[Automatic Clocking Configuration](#page-151-1)" for details of this register.

The MCLK and SYSCLK control register fields are defined in [Table 98.](#page-151-0)





<span id="page-151-0"></span>**Table 98 MCLK and SYSCLK Control** 

### <span id="page-151-1"></span>**AUTOMATIC CLOCKING CONFIGURATION**

The WM8962 supports a wide range of standard audio sample rates from 8kHz to 96kHz. The Automatic Clocking Configuration mode simplifies the configuration of the clock dividers in the WM8962 by deriving most of the necessary parameters from a minimum number of user registers.

In Automatic mode, the SAMPLE\_RATE field selects the sample rate, fs, of the ADC and DAC. The SAMPLE\_RATE\_INT\_MODE\_bit\_should be set according to the selected SAMPLE\_RATE, as described i[n Table 99.](#page-152-0) Note that, in Automatic mode, the same sample rate always applies to the ADC and DAC.

In Automatic mode, the MCLK\_RATE field must be set according to the ratio of MCLK to fs. (Note that the MCLK source is selected by MCLK\_SRC - see [Table 98.](#page-151-0))

Selectable modes of ADC / DAC operation are available using the ADC\_HP and DAC\_HP register bits. The automatic clocking configuration uses these bits to determine the applicable clock divider settings.



The WM8962 is designed to support specific internal and external clocking configurations. Under default conditions, the GPIO5 pin has control over selected clocking registers, and normal read/write access to some registers is not supported. When the CLKREG\_OVD register is set to 1, the affected clocking registers are controlled as normal via the Control Interface. The registers that are affected by CLKREG\_OVD are noted i[n Table 99.](#page-152-0)



<span id="page-152-0"></span>**Table 99 Automatic Clocking Configuration Control** 



### **DSP, ADC, DAC CLOCK CONTROL**

The clocking of the DSP is derived from MCLK. The clocking of the ADC and DAC circuits is derived from SYSCLK. The associated dividers are configured automatically by the WM8962.

The DSP clocking rate is controlled by DSPCLK\_DIV. In automatic clocking mode, this is configured automatically by the WM8962 to ensure DSPCLK <= 24.576MHz. (Note that the DSPCLK\_DIV divider is a read-only register; it cannot be written to.)

The ADC clocking rate is controlled by ADCSYS\_CLK\_DIV. In automatic clocking mode, the WM8962 uses this divider to derive the most suitable SYSCLK / fs ratio, where fs is the ADC sampling rate.

The DAC clocking rate is controlled by DACSYS\_CLK\_DIV. In automatic clocking mode, the WM8962 uses this divider to derive the most suitable SYSCLK / fs ratio, where fs is the DAC sampling rate.



**Table 100 DSP, ADC, DAC Clock Control** 





### **CLASS D, 256K, DC SERVO CLOCK CONTROL**

The clocking of the Class D amplifier, DC Servo and other functions is derived from SYSCLK. The associated dividers are configured automatically by the WM8962.

The Class D amplifier switching frequency is controlled by CLASSD\_CLK\_DIV. In automatic clocking mode, the WM8962 uses this divider to generate a Class D clock that is approximately 768kHz. (Note that there is an additional divide by two in the output stage producing a 384kHz switching frequency.)

A 256kHz clock is required for other circuits, including the Control Write Sequencer. In automatic clocking mode, the WM8962 uses F256KCLK\_DIV to generate a clock that is approximately 256kHz.

The DC Servo clock frequency is controlled by DCSCLK\_DIV. In automatic clocking mode, the WM8962 uses this divider to generate a clock that is approximately 1.5MHz.



**Table 101 Class D, 256k, DC Servo Clock Control** 



### **OPCLK CONTROL**

A clock output (OPCLK) derived from SYSCLK may be output on a GPIO pin. This clock is enabled by register bit OPCLK\_ENA, and its frequency is controlled by OPCLK\_DIV.

This output of this clock is also dependent upon the GPIO register settings described in the [General](#page-174-0)  [Purpose Input/Output \(GPIO\)](#page-174-0)" section.



**Table 102 OPCLK Control** 

## **TOCLK, DBCLK CONTROL**

A slow clock (TOCLK) is derived from the internally generated 256kHz clock to enable input debouncing and volume update timeout functions. This clock is enabled by register bit TOCLK\_ENA, and its frequency is controlled by TOCLK\_DIV.

A de-bounce clock, DBCLK, is used to control the de-bouncing of GPIO inputs and selected interrupt inputs. This clock is enabled automatically whenever GPIO or interrupt de-bouncing is selected. The de-bounce clock frequency is controlled by DBCLK\_DIV.



<span id="page-155-0"></span>**Table 103 TOCLK, DBCLK Control** 

<span id="page-156-0"></span>

### **BCLK AND LRCLK CONTROL**

In master mode, BCLK is derived from DSPCLK via a programmable division set by BCLK\_DIV.

In master mode, LRCLK is derived from BCLK via a programmable division set by AIF\_RATE.

See "[Digital Audio Interface Control](#page-143-0)" for details of these fields.

In Slave mode, BCLK/LRCLK should not be stopped whilst a DAC to Speaker playback path is active unless SYSCLK is also stopped. Failure to meet this requirement may result in a DC output at the speaker outputs, and possible speaker damage.

In Slave mode, if BCLK/LRCLK may stop during DAC to Speaker playback then it is recommended to use a SYSCLK source that will also stop at the same time as BCLK/LRCLK. It is important to note that the FLL will continue to run even when its input reference is removed; if the FLL is selected as the SYSCLK source, then SYSCLK will not stop if BCLK/LRCLK is stopped.

If SYSCLK is stopped whenever BCLK/LRCLK is stopped, or if the audio interface is operating in Master mode, then no specific action is required in relation to BCLK/LRCLK stopping.

If BCLK/LRCLK may stop during DAC to Speaker playback, with SYSCLK still running, then it is recommended to disable the Speaker output (see "[Output Signal Path](#page-113-0)") or to disable the DAC to Speaker Mixer paths (see "[Speaker Output Paths](#page-115-0)") before stopping BCLK/LRCLK.

If it is not possible to change the WM8962 settings before BCLK/LRCLK are stopped (ie. the BCLK/LRCLK inputs may stop unpredictably), then the DAC  $2<sup>nd</sup>$  order HPF should be enabled in order to remove DC offsets in the output signal. See "[DAC Signal Path Enhancements](#page-96-0)" for details of this feature.

### **CONTROL INTERFACE CLOCKING**

Register map access is possible with or without a system clock (SYSCLK). The source for SYSCLK may be either the MCLK pin, FLL or PLL3, as described above in the "[SYSCLK Control](#page-149-1)" section.

When SYSCLK ENA  $= 1$ , then an active clock source for SYSCLK must be present for control interface clocking. If the SYSCLK source is stopped, then SYSCLK\_ENA must be set to 0 for control register access.



# <span id="page-157-0"></span>**INTERNAL / EXTERNAL CLOCK GENERATION**

The WM8962 provides many features to generate clocks for internal and external use. The internal SYSCLK is either generated from MCLK directly, or can be generated using the FLL or using PLL3.



The WM8962 Clock Generation options are illustrated i[n Figure 58.](#page-157-1)

### <span id="page-157-1"></span>**Figure 58 Clock Generation Block Diagram**

The MCLK pin supports clock input from external source; this provides a reference for clocking the WM8962 internal circuits via SYSCLK. The WM8962 also provides an internal oscillator circuit, using an external crystal connected to the MCLK pin.

The output of the oscillator can be output directly on the CLKOUT2 or CLKOUT5 pins.

The WM8962 incorporates a Frequency Locked Loop (FLL). The input reference to the FLL is selectable; it can be either the MCLK or BCLK pin directly, or else the internal oscillator. The FLL can be used to generate SYSCLK; it can also be configured to provide an input reference to PLL3.

The WM8962 incorporates two Phase Locked Loop (PLL) circuits. The input reference to these PLLs is selectable; it can either be the MCLK pin directly, or else the internal oscillator. The FLL output can be selected as the input reference for PLL3 if required.

The PLLs can be used to generate a variety of clock signals from the available reference inputs. These are configurable circuits which perform frequency multiplication and frequency division to suit the application requirements. The PLLs are tolerant of jitter on the input reference and can therefore be used to generate a stable output from a less stable input.

The signals generated by PLL2 and PLL3 can be output on the CLKOUT2 and CLKOUT3 pins respectively. If any PLL output is not required, then the respective CLKOUT pin(s) can alternatively be used for GPIO functions.



### **START-UP OPTIONS FOR INTERNAL / EXTERNAL CLOCK GENERATION**

The default (start-up) conditions of the WM8962 can be selected using the GPIO5 pin as a hardware control input. The logic state of the GPIO5 pin during start-up determines the initial value of the clocking control registers, causing different functionality to be selected for each logic state.

Under specific conditions, some of the registers that are controlled by the GPIO5 pin are locked to prevent accidental writes to the affected bit(s). In some cases, the GPIO5 pin determines the initial condition, but the register can still be updated via the Control Interface.

It is possible to unlock all of the clocking control registers, giving full flexibility of the clocking configuration and to enable GPIO functionality on the GPIO5 pin.

The start-up options for the WM8962 are summarised below. The behaviour of the associated clocking control registers is summarised in [Table 104.](#page-158-0) 

The WM8962 can be configured to generate a CLKOUT5 output as a default start-up condition. Under default register conditions, with a logic '1' applied to the GPIO5 pin, the CLKOUT5 pin will default to a Clock output that is derived from the Crystal Oscillator. In this configuration, the Oscillator is enabled by default, and the CLKOUT5 frequency is the oscillator frequency divided by 2.

Under default register conditions, with a logic '0' applied to the GPIO5 pin, the crystal oscillator is disabled by default, and no clocks will be present on any of the CLKOUT*n* pins on start-up.

For full configuration flexibility of the WM8962 Clocking functions, the CLKREG\_OVD bit must be set to '1' in order to select normal read/write access to all clocking control registers.

Note that the GPIO5 pin must be held in a defined logic state (logic '0' or logic '1') during start-up; it must not be left floating. Normal GPIO5 functionality can be enabled after start-up, after setting the CLKREG\_OVD bit to '1'. The GPIO5 pin must be held in a defined logic state (logic '0' or logic '1') whenever the pin is configured as an input, including whenever CLKREG  $OVD = 0$ .



<span id="page-158-0"></span>**Table 104 Start-Up Options for Internal / External Clock Generation** 

The register settings described in [Table 104](#page-158-0) are the initial/default values corresponding to each GPIO5 condition and each CLKREG\_OVD condition. (Note that other clocking configuration registers, which have no dependency on GPIO5 or CLKREG\_OVD, are not listed i[n Table 104.](#page-158-0))

When CLKREG\_OVD=0, then the register settings marked (\*) are locked to prevent accidental writes to the associated registers.

When CLKREG\_OVD=1, then all of the clocking control fields can be written via the Control Interface.

The MCLK SRC register is described in the "[Clocking and Sample Rates](#page-148-0)" section. The other registers referenced above are described later in this section.



### **INTERNAL OSCILLATOR CONTROL**

The internal oscillator is enabled by OSC\_ENA. The oscillator is suitable for operation at 24MHz, using a suitable external crystal. The oscillator should be enabled when an external crystal is connected to MCLK to provide clocking; it should be disabled when an external clock is connected to MCLK.

The OSC\_ENA register is controlled automatically under certain circumstances, as described below. The associated control register, CLKREG\_OVD, is defined in the "[Automatic Clocking Configuration](#page-151-1)" section, (see "[Clocking and Sample Rates](#page-148-0)").

When a logic 0 is applied on the GPIO5 pin, the OSC\_ENA register is set 0. In this case, the OSC\_ENA register is locked to prevent accidental writes to this register. The OSC\_ENA register can be unlocked by setting the CLKREG\_OVD bit.

When a logic 1 is applied on the GPIO5 pin, the OSC\_ENA register defaults to 1. In this case, the default (1) is selected on the rising edge of GPIO5; other settings can then be selected by writing to the OSC\_ENA register as normal.

Note that, if GPIO functionality is required on the GPIO5 pin, then the CLKREG\_OVD bit must be set to '1' in order to select normal read/write control of the OSC\_ENA register.



**Table 105 Internal Oscillator Enable** 

The crystal oscillator requires an external crystal on the XTI and XTO pins The WM8962 provides internal loading capacitors for the crystal, removing the need for any external capacitors, as shown in [Figure 59.](#page-159-0) 



<span id="page-159-0"></span>**Figure 59 Crystal Oscillator** 

The internal loading capacitance is detailed in the "[Electrical Characteristics](#page-9-0)". Selection of the correct crystal component is important to ensure best accuracy and stability of the oscillator.

In cases where the internal loading capacitance differs from the required value (eg. due to characteristics of the chosen crystal, or due to additional capacitive effects of PCB tracks), it is possible to compensate for this within the WM8962, using the control registers described below.



The compensation in internal loading capacitance (with respect to the default value) must be configured on the XTI and XTO pins individually. The combined effect of the compensation is as per series-connected capacitors; therefore, if the overall difference required is -1pF, then an adjustment of -2pF must be made on each of the XTI and XTO pins. Note that this sum assumes that the difference is the same for both pins.

To apply the capacitive correction, the combined difference (-2pF in the above example) should be applied to XTI\_CAP\_SEL and XTO\_CAP\_SEL registers.

It is necessary to ensure that the values written to the XTI\_CAP\_SEL and XTO\_CAP\_SEL registers do not cause internal limits to be exceeded; this requires the oscillator trim registers to be read, in order to confirm the amount of calibration already configured to match the specified Electrical Characteristics.

The value written to XTI\_CAP\_SEL, when summed with the trim value OSC\_TRIM\_XTI, must not result in a value outside the limits of OSC\_TRIM\_XTI. The sum of the XTI\_CAP\_SEL and OSC\_TRIM\_XTI settings must be between 8pF and 23.5pF.

The value written to XTO\_CAP\_SEL, when summed with the trim value OSC\_TRIM\_XTO, must not result in a value outside the limits of OSC\_TRIM\_XTO. The sum of the XTO\_CAP\_SEL and OSC\_TRIM\_XTO settings must be between 8pF and 23.5pF.

As an example, if the read value of OSC\_TRIM\_XTI is 21.5pF, then it is not possible to increase the XTI capacitance by more than 2pF - a larger value would exceed the 23.5pF limit.

Note that the description provided here assumes that the difference in capacitance (with respect to the recommended value) is the same for both pins (XTI and XTO).



The relevant registers are described in [Table 106.](#page-160-0) 

<span id="page-160-0"></span>**Table 106 Oscillator Trim Control** 





<span id="page-161-0"></span>**Table 107 Oscillator Trim Register Readback** 



<span id="page-161-1"></span>**Table 108 Oscillator Trim Adjustment Settings** 

# **CLKOUT CONTROL**

The WM8962 provides three CLKOUT pins for FLL / PLL output.

The selected function of each is determined by the CLKOUT*n*\_SEL registers, where *n* represents the applicable pin. The available options are indicated in the register descriptions shown in [Table 109.](#page-163-0) 

The CLKOUT3\_SEL register is controlled automatically under certain circumstances, as noted in [Table 109.](#page-163-0) The associated control register, CLKREG\_OVD, is defined in the "[Automatic Clocking](#page-151-1)  [Configuration](#page-151-1)" section, (see "[Clocking and Sample Rates](#page-148-0)").

The CLKOUT5 SEL register is controlled automatically under certain circumstances, as described below. The associated control register, CLKREG\_OVD, is defined in the "[Automatic Clocking](#page-151-1)  [Configuration](#page-151-1)" section, (see "[Clocking and Sample Rates](#page-148-0)").

When a logic 0 is applied on the GPIO5 pin, the CLKOUT5\_SEL register is set 1, selecting the FLL as the source. In this case, the CLKOUT5\_SEL register is locked to prevent accidental writes to this register. The CLKOUT5 SEL register can be unlocked by setting the CLKREG\_OVD bit.

When a logic 1 is applied on the GPIO5 pin, the CLKOUT5 SEL register defaults to 0, selecting the Oscillator as the source. In this case, the default (0) is selected on the rising edge of GPIO5; other settings can then be selected by writing to the CLKOUT5\_SEL register as normal.

Note that, if GPIO functionality is required on the GPIO5 pin, then the CLKREG\_OVD bit must be set to '1' in order to select normal read/write control of the CLKOUT5\_SEL register.



Each of the CLKOUT pins can be enabled or tri-stated using the CLKOUTn\_OE registers. When a pin is tri-stated, it does not support either the PLL/FLL output or the GPIO function. See "[General Purpose](#page-174-0)  [Input/Output \(GPIO\)](#page-174-0)" for more details of the GPIO functions.

A selectable divider is available on each of the CLKOUT pins. When the CLKOUT*n*\_DIV bit is set, then the respective Clock output is divided by two. Note that, when the selected function is GPIO, then the CLKOUT*n*\_DIV bit should be set to 0.

The CLKOUT2\_DIV and CLKOUT5\_DIV registers are controlled automatically under certain circumstances, as noted in [Table 109.](#page-163-0) The associated control register, CLKREG\_OVD, is defined in the "[Automatic Clocking Configuration](#page-151-1)" section, (see "[Clocking and Sample Rates](#page-148-0)").







<span id="page-163-0"></span>**Table 109 CLKOUT Control** 

# **FREQUENCY LOCKED LOOP (FLL)**

The WM8962 incorporates a Frequency Locked Loop (FLL) circuit. The FLL uses a highly accurate and configurable circuit to generate SYSCLK from a wide variety of different reference sources and frequencies.

The FLL input reference may be a high frequency (eg. 36.864MHz) or low frequency (eg. 32,768kHz). The FLL is tolerant of jitter and may be used to generate a stable SYSCLK from a less stable input signal. The FLL characteristics are summarised in "[Electrical Characteristics](#page-9-0)".

Note that the FLL can be used to generate a free-running clock in the absence of an external reference source. This is described in the "[Free-Running FLL Clock](#page-167-0)" section below. This feature enables clocked functions (such as microphone/accessory detection interrupts) to be supported when the external reference clock or crystal oscillator is not enabled.

The input reference to the FLL is selected by FLL\_REFCLK\_SRC. The available options are MCLK, BCLK or the internal oscillator.



The FLL control registers are illustrated in [Figure 60.](#page-163-1)

### <span id="page-163-1"></span>**Figure 60 FLL Configuration**

The FLL is enabled using the FLL\_ENA register bit. Note that, when changing FLL settings, it is recommended that the digital circuit be disabled via FLL\_ENA and then re-enabled after the other register settings have been updated. When changing the input reference frequency FREF, it is recommended the FLL be reset by setting FLL\_ENA to 0.

The field FLL\_REFCLK\_DIV provides the option to divide the input reference (MCLK, BCLK or Internal Oscillator) by 1, 2 or 4. This field should be set to bring the reference down to 13.5MHz or below. For best performance, it is recommended that the highest possible frequency - within the 13.5MHz limit - should be selected.



The FLL output frequency is directly determined from FLL\_FRATIO, FLL\_OUTDIV and the real number represented by N.K.

The integer value, N, is held in the FLL\_N register field, and is used in both Integer and Fractional Modes. The fractional portion, K, is only valid in Fractional Mode when enabled by the field FLL\_FRAC. The value of K is determined by the ratio FLL\_THETA / FLL\_LAMBDA.

It is recommended that FLL Fractional mode is enabled at all times (FLL\_FRAC = 1). Power consumption in the FLL is reduced in integer mode (FLL\_FRAC = 0). However, the performance may also be reduced, with increased noise or jitter on the output.

The FLL output frequency is generated according to the following equation:

 $F<sub>OUT</sub> = (F<sub>VCO</sub> / FLL_OUTDIV)$ 

The FLL operating frequency, F<sub>VCO</sub> is set according to the following equation:

 $F_{VCO} = (F_{REF} \times N.K \times FLL\_FRATiO)$ 

F<sub>REF</sub> is the input frequency, as determined by FLL\_REFCLK\_DIV.

F<sub>Vco</sub> must be in the range 90-100 MHz. Frequencies outside this range cannot be supported.

Note that the output frequencies that do not lie within the ranges quoted above cannot be guaranteed across the full range of device operating temperatures.

In order to follow the above requirements for  $F_{VCO}$ , the value of  $FLL$ -OUTDIV should be selected according to the desired output F<sub>OUT</sub>. The FLL\_OUTDIV register must be set so that F<sub>VCO</sub> is in the range 90-100MHz. The available ratios are integers from 2 to 64. Some typical settings of FLL\_OUTDIV are noted i[n Table 110.](#page-164-0)



<span id="page-164-0"></span>**Table 110 Selection of FLL\_OUTDIV** 

The value of FLL\_FRATIO should be selected as described i[n Table 111.](#page-164-1)



<span id="page-164-1"></span>**Table 111 Selection of FLL\_FRATIO** 

In order to determine the remaining FLL parameters, the FLL operating frequency, F<sub>VCO</sub>, must be calculated, as given by the following equation:

 $F<sub>VCO</sub> = (F<sub>OUT</sub> × FLL_OUTDIV)$ 



The value of N.K can then be determined as follows:

 $N.K = F<sub>VCO</sub>$  / (FLL\_FRATIO x  $F<sub>REF</sub>$ )

Note that, in the above equations:

FLL\_OUTDIV is the  $F_{OUT}$  clock ratio (2...64).

F<sub>REF</sub> is the input frequency, after division by FLL\_REFCLK\_DIV, where applicable.

FLL\_FRATIO is the  $F<sub>VCO</sub>$  clock ratio (1, 2, 4, 8 or 16).

The value of N is held in the FLL\_N register field.

The value of K is determined by the ratio FLL\_THETA / FLL\_LAMBDA.

The FLL\_N, FLL\_THETA and FLL\_LAMBDA fields are all coded as integers (LSB = 1).

Note that FLL\_LAMBDA must be set to a non-zero value in Integer and Fractional modes.

In Fractional Mode (FLL\_FRAC = 1), the register fields FLL\_THETA and FLL\_LAMBDA can be calculated as follows:

Calculate GCD(FLL) using the greatest common denominator function:

 $GCD(FLL) = GCD(FLL_FRATIO \times F_{REF}, F_{VCO})$ 

where  $GCD(x, y)$  is the greatest common denominator of  $x$  and  $y$ 

Next, calculate FLL\_THETA and FLL\_LAMBDA using the following equations:

 $FLL_$ THETA = (F<sub>VCO</sub> - (FLL\_N x FLL\_FRATIO x F<sub>REF</sub>)) / GCD(FLL)

FLL\_LAMBDA = (FLL\_FRATIO x  $F_{REF}$ ) / GCD(FLL)

Note that, in Fractional Mode, the values of FLL\_THETA and FLL\_LAMBDA must be co-prime (ie. not divisible by any common integer). The calculation above ensures that the values will be co-prime.

The value of K must be a fraction less than 1 (ie. FLL\_THETA must be less than FLL\_LAMBDA).

For best performance, a non-integer value of N.K must be used. If necessary, it is recommended to adjust FLL*n*\_OUTDIV in order to obtain a non-integer value of N.K. Care must always be taken to ensure that the FLL operating frequency,  $F_{VCO}$ , is within its recommended limits of 90-100 MHz.

The FLL control registers are described in [Table 112.](#page-166-0) An example FLL calculation is shown on the following page.







<span id="page-166-0"></span>**Table 112 FLL Register Controls** 

<span id="page-167-0"></span>

### **FREE-RUNNING FLL CLOCK**

The Frequency Locked Loop (FLL) can generate a clock signal even when no external reference is available. However, it should be noted that the accuracy of this clock is reduced, and an external reference source should always be used where possible. Note that, in free-running modes, the FLL is not sufficiently accurate for hi-fi ADC or DAC applications. However, the free-running modes are suitable for clocking most other functions, including the Write Sequencer, Charge Pump, DC Servo and Class D loudspeaker driver. Note that the free-running FLL mode enables microphone/accessory detection interrupts to be supported without external clocking.

If an accurate reference clock is initially available, then the FLL should be configured as described above. The FLL will continue to generate a stable output clock after the reference input is stopped or disconnected.

If no reference clock is available at the time of starting up the FLL, then an internal clock frequency of approximately 12MHz can be generated by implementing the following sequence:

- Enable the FLL Analogue Oscillator (FLL\_OSC\_ENA = 1)
- Set the  $F<sub>OUT</sub>$  clock divider to divide by 8 (FLL\_OUTDIV = 000111)
- Configure the oscillator frequency by setting FLL\_FRC\_NCO = 1 and FLL\_FRC\_NCO\_VAL = 19h

Note that the free-running FLL mode is not suitable for hi-fi CODEC applications. In the absence of any reference clock, the FLL output is subject to a very wide tolerance; see "[Electrical Characteristics](#page-9-0)" for details of the FLL accuracy.

Note that the free-running FLL clock is selected as SYSCLK using the registers noted i[n Figure 58.](#page-157-1)

The free-running FLL clock may be used to support analogue functions, for which the digital audio interface is not used, and there is no applicable Sample Rate (fs). When SYSCLK is required for circuits such the Class D, DC Servo, Control Write Sequencer or Charge Pump, then valid Sample Rate register settings (SAMPLE\_RATE and MCLK\_RATE) are still required, even though the digital audio interface is not active.



**Table 113 FLL Free-Running Mode** 



# **EXAMPLE FLL CALCULATION**

The following example illustrates how to derive the FLL registers to generate 12.288 MHz output  $(F<sub>OUT</sub>)$  from a 13.000 MHz reference clock  $(F<sub>REF</sub>)$ :

- Set FLL\_REFCLK\_DIV in order to generate FREF <=13.5MHz: FLL\_REFCLK\_DIV = 00 (divide by 1)
- Set FLL\_OUTDIV for the required output frequency as shown i[n Table 110:-](#page-164-0)  $F_{OUT}$  = 12.288 MHz, therefore FLL\_OUTDIV = 07h ( $F_{OUT}$  clock ratio = 8)
- Set FLL\_FRATIO for the given reference frequency as shown i[n Table 111:](#page-164-1)  $F_{REF} = 13$ MHz, therefore FLL\_FRATIO = 0h ( $F_{VCO}$  clock ratio = 1)
- Calculate  $F_{VCO}$  as given by  $F_{VCO} = F_{OUT}$  x  $FLL_OUTDIV$ :- $F_{VCO}$  = 12.288 x 8 = 98.304MHz
- Calculate N.K as given by N.K =  $F_{VCO}$  / (FLL\_FRATIO x  $F_{REF}$ ):  $N.K = 98.304 / (1 \times 13) = 7.561846$
- Determine FLL\_N from the integer portion of N.K:-  $FLL_N = 7.$
- Determine GCD(FLL), as given by GCD(FLL) = GCD(FLL\_FRATIO x  $F_{REF}$ ,  $F_{VCO}$ ):  $GCD(FLL) = GCD(1 \times 13000000, 98304000) = 8000$
- Determine FLL\_THETA, as given by  $FLL_THETA = (F<sub>VCO</sub> - (FLL_N x FLL_FRATIO x F<sub>REF</sub>))/ GCD(FLL):$ FLL\_THETA =  $(98304000 - (7 \times 1 \times 13000000))$  / 8000 FLL\_THETA = 913 (0391h)
- Determine FLL\_LAMBDA, as given by  $FLL_LAMBDA = (FLL_FRATIO \times F_{REF}) / GCD(FLL):$ FLL\_LAMBDA = (1 x 13000000) / 8000 FLL\_LAMBDA = 1625 (0659h)



## **PHASE LOCKED LOOP (PLL)**

The WM8962 incorporates two PLLs. These are enabled using the respective PLL*n*\_ENA register bits.

The PLL2\_ENA and PLL3\_ENA registers are controlled automatically under certain circumstances, as noted in [Table 117.](#page-171-0) 

The input reference to the PLLs is selected by PLL\_CLK\_SRC. The available options are MCLK or the internal oscillator. Under default conditions, the internal oscillator is selected as the reference for all of the PLLs.

In the case of PLL3, the FLL may be selected as the input reference, using FLL\_TO\_PLL3. When this bit is set, the FLL output is selected as the input reference to PLL3.



The input reference source(s) for the PLLs is selected as defined i[n Table 114.](#page-169-0)

<span id="page-169-0"></span>**Table 114 PLL Reference Select** 

An internal sequencer ensures correct synchronisation of the PLL circuits; this is enabled by default. Note that, if MCLK is selected as the PLL Clock Source, then the internal sequencer must be disabled.

The PLL Control Sequencer is controlled using the SEQ\_ENA register as described in [Table 115.](#page-169-1)



**Table 115 PLL Control Sequencer** 

The PLLs can be configured to derive a wide range of output frequencies from the internal 24MHz crystal oscillator (or external reference). The PLLs can be configured using the control fields in Register R136 through to R143, described below. The PLL configurations are illustrated in [Figure 61.](#page-169-2)

<span id="page-169-1"></span>

<span id="page-169-2"></span>**Figure 61 PLL Frequency Control** 

The output frequency of each PLL is directly determined from PLL*n*\_OUTDIV and the real numbers represented by the N.K value applicable to each PLL. (Note that *n* is 2 or 3 depending on the applicable PLL.)



For each PLL, the integer value, N, is held in the PLL*n*\_N register fields, and is used in both Integer and Fractional Modes. The fractional portion, K, is only valid in Fractional Mode when enabled by the field PLL*n*\_FRAC. The value of K is held in the PLL*n*\_K register fields.

It is recommended that PLL Fractional mode is enabled at all times (PLL*n*\_FRAC = 1). Power consumption in the PLL is reduced in integer mode (PLL*n*\_FRAC = 0). However, the performance may also be reduced, with increased noise or jitter on the output.

The FLL output frequency is generated according to the following equation:

 $F<sub>OUT</sub> = F<sub>VCO</sub> / (2 x PLLn$  OUTDIV)

The PLL operating frequency,  $F_{VCO}$ , is set according to the following equation:

 $F_{VCO} = (F_{REF} \times N.K / 2)$ 

 $F_{REF}$  is the input frequency (typically 24MHz on the WM8962).

 $F<sub>VCO</sub>$  must be in the range 90-100 MHz. Note that frequencies that do not lie within this range cannot be guaranteed across the full range of device operating temperatures.

The value of the PLLn OUTDIV registers must be set depending on the required output frequency, ensuring that the respective  $F_{VCO}$  frequency is within the recommended operating limits. The supported configurations are noted i[n Table 116.](#page-170-0)

Note that the CLKOUTn output frequencies can also be controlled by the CLKOUTn\_DIV registers, as defined in [Table 109;](#page-163-0) these dividers extend the range of clock frequencies that can be output on the CLKOUT pins.

Note that, when PLL3 is selected as the SYSCLK source, the frequency can also be controlled by the PLL\_SYSCLK\_DIV register, as described in [Table 98;](#page-151-0) this divider provides flexibility in generating the necessary internal and external clock frequencies.



<span id="page-170-0"></span>**Table 116 Selection of PLL***n***\_OUTDIV** 

In order to determine the remaining PLL parameters, the PLL operating frequency,  $F_{VCO}$ , must be calculated, as given by the following equation:

 $F_{VCO} = (F_{OUT} \times 2 \times PLLn$  OUTDIV)

The PLL frequency ratio N.K can then be determined as follows:

 $N.K = F<sub>VCO</sub> \times 2 / F<sub>REF</sub>$ 

The PLL frequency ratio N.K is the real number represented by the register fields PLL*n*\_N and PLLn K (where n is 2 or 3, depending on the applicable PLL). The field PLLn N is an integer (LSB = 1); PLL*n*\_K is the fractional portion of the number (MSB = 0.5). The fractional portion is only valid in Fractional Mode, when enabled by the field PLL*n*\_FRAC.

If N.K is an integer (PLL\_K = 0), then PLL integer mode should be selected, ie. PLLn\_FRAC = 0. Power consumption in the PLL is reduced in integer mode.

In N.K is not an integer (PLL\_K > 0), the PLL fractional mode must be selected, ie. PLLn\_FRAC = 1.

For PLL stability, input frequencies and divisions must be chosen so that  $5 \le N \le 13$ . Best performance is achieved for  $7 \le N \le 9$ . Also, the PLL performs best when  $F_{VCO}$  is set between 90MHz and 100MHz.





In PLL Fractional Mode, the fractional portion of the N.K multiplier is held in the PLL*n*\_K register field. This field is coded as a fixed point quantity, where the MSB has a weighting of 0.5. Note that, if desired, the value of this field may be calculated by multiplying K by 2<sup>24</sup> and treating PLL*n*\_K as an integer value, as illustrated in the following example:

If N.K = 7.1111111, then  $K = 0.1111111$ 

Multiplying K by  $2^{24}$  gives 0.1111111 x 16777216 = 1864134.92 (decimal)

Apply rounding to the nearest integer = 1864135 (decimal) = 1C71C7 (hex)

PLL*n*\_N = 07h

PLL*n*\_K = 1C71C7h

The PLL Control registers described i[n Table 117](#page-171-0) allow the default output frequencies to be enabled.



<span id="page-171-0"></span>**Table 117 PLL Control** 



The PLL Control registers are described in [Table 118.](#page-172-0) Example PLL calculations are shown on the following page, suitable for generating 12MHz or 24.576MHz clocks from the 24MHz reference.



<span id="page-172-0"></span>**Table 118 PLL Frequency Ratio Control** 



### **EXAMPLE PLL CALCULATION**

A typical application may require a 12MHz clock output and a 24.576MHz clock output from the WM8962.

In this case, it is recommended that PLL2 should be configured for 24MHz output. Under default conditions, the CLKOUT2\_DIV function will apply further division, enabling 12MHz output on the CLKOUT2 pin.

The CLKOUT3 pin is suitable for 24.576MHz output, using the default values of the CLKOUT3\_DIV and PLL3\_OUTDIV registers.

The following example illustrates how to derive the PLL registers to generate 24.000MHz output ( $F<sub>OUT</sub>$ ) from a 24.000 MHz reference clock  $(F_{REF})$ .

- Set PLLn\_OUTDIV to ensure  $F_{VCO}$  is in the range 90MHz to 100MHz.  $F<sub>OUT</sub> = 24.000MHz$ , therefore PLLn\_OUTDIV = 1 (divide by 4)
- Calculate  $F_{VCO}$  as given by  $F_{VCO} = F_{OUT} \times PLLn$ \_OUTDIV:- $F_{VCO} = 24.000 \times 4 = 96.000$ MHz
- Calculate N.K as given by N.K =  $(F_{VCO} \times 2) / F_{REF}$ :  $N.K = (96.000 \times 2) / 24 = 8.0$
- Determine PLLn\_N and PLLn\_K from the integer and fractional portions of N.K:-PLLn\_N =  $8.$  PLLn\_K =  $0.0$
- N.K is an integer; set PLLn  $FRAC = 0$ .

The following example illustrates how to derive the PLL registers to generate 24.576MHz output ( $F<sub>OUT</sub>$ ) from a 24.000 MHz reference clock  $(F_{REF})$ .

- $\bullet$  Set PLLn\_OUTDIV to ensure  $F_{VCO}$  is in the range 90MHz to 100MHz.  $F<sub>OUT</sub> = 24.576 MHz$ , therefore PLLn\_OUTDIV = 1 (divide by 4)
- Calculate  $F_{VCO}$  as given by  $F_{VCO} = F_{OUT}$  x PLLn\_OUTDIV:- $F_{VCO} = 24.576 \times 4 = 98.304$ MHz
- Calculate N.K as given by N.K =  $(F_{VCO} \times 2) / F_{REF}$ :  $N.K = (98.304 \times 2) / 24 = 8.192$
- Determine PLLn\_N and PLLn\_K from the integer and fractional portions of N.K:- PLLn\_N = 8. PLLn\_K = 0.192
- Confirm that N.K is a fractional quantity and set PLLn\_FRAC: N.K is fractional. Set PLLn\_FRAC = 1.
- Convert PLL\_K into integer format:  $0.192 \times 16777216 = 3221225.472$  (decimal).
- Round off to 3221225 (decimal) = 3126E9h PLLn\_K [23:16] = 31h PLLn\_K [15:8] = 26h PLLn\_K [7:0] = E9h





# <span id="page-174-0"></span>**GENERAL PURPOSE INPUT/OUTPUT (GPIO)**

The WM8962 provides four multi-function pins which can be configured to provide a number of different functions. There are two digital output pins on the DBVDD power domain. PLLVDD must also be present for correct functionality. The GPIO pins are:

- CLKOUT2/GPIO2
- CLKOUT3/GPIO3

There are two digital input/output pins on the DBVDD power domain. DCVDD must also be present for correct functionality. The GPIO pins are:

- GPIO5
- CS / GPIO6

Note that, under default conditions, the GPIO5 pin is used as an input to the clocking control functions. The affected registers are described in the "[Clocking and Sample Rates](#page-148-0)" and "[Internal /](#page-157-0)  [External Clock Generation](#page-157-0)" sections. It is important that this input is held in a defined logic state (logic '0' or logic '1') during start-up; it must not be left floating. Normal GPIO5 functionality can be enabled after start-up, as described below.

If GPIO functionality is required on the GPIO5 pin, then the CLKREG\_OVD bit must be set to '1' in order to select normal read/write control of all the clocking registers, and to permit GPIO functions.

If the CLKREG\_OVD bit is set to '0' (default), then the GPIO5 control register (R516) must not be changed from the default value. The GPIO5 pin must be held in a defined logic state (logic '0' or logic '1') whenever the pin is configured as an input, including whenever CLKREG\_OVD = 0.

Under default conditions, the GPIO2 pin is configured as the CLKOUT2 function, supporting the PLL2 output. For GPIO2 functionality, set CLKREG\_OVD=1, CLKOUT2\_SEL=01, CLKOUT2\_DIV=0 and CLKOUT2\_OE=1. The CLKREG\_OVD register must be set to 1 before writing to the other registers.

Under default conditions, the GPIO3 pin is configured as the CLKOUT3 function, supporting the FLL output. For GPIO3 functionality, set CLKREG\_OVD=1, CLKOUT3\_SEL=01, CLKOUT3\_DIV=0 and CLKOUT3\_OE=1. The CLKREG\_OVD register must be set to 1 before writing to the other registers.

See "[Internal / External Clock Generation](#page-157-0)" for details of the CLKOUT*n*\_SEL, CLKOUT*n*\_DIV and CLKOUTn OE registers. The CLKREG OVD register is defined in [Table 99](#page-152-0) (see "Clocking and [Sample Rates](#page-148-0)").

For pins GPIO5 and GPIO6, the pin direction, set by GPn\_DIR, must be set according to the function selected by GP5\_FN or GP6\_FN.

The characteristics of pins GPIO5 or GPIO6, if selected as an output, may be controlled by setting GPn OP CFG - an output pin may be either CMOS or Open-Drain. When a pin is configured as a GPIO output, its level can be set to logic 0 or logic 1 using the GPn\_LVL field.

GPIO5 and GPIO6 pins can be configured as GPIO inputs can be used to trigger an Interrupt event. This input may be configured as active high or active low using the IRQ\_POL field. De-bouncing of this input may be enabled using the GPn\_DB field. Internal pull-up and pull-down resistors may be enabled using the GPn\_PU and GPn\_PD fields. (Note that if GPn\_PU and GPn\_PD are both set for any GPIO pin, then the pull-up and pull-down will be disabled.)

The register fields that control the GPIO pins are described i[n Table 119.](#page-178-0)

For each GPIO pin, the selected function is determined by the GP*n*\_FN field, where 'n' identifies the GPIO pin (2, 3, 5 or 6). The polarity of the GPIO outputs can be selected using the GP*n*\_POL register bits.

When a pin is configured as a Logic Level output (GPn\_DIR = 0, GPn\_FN = 01h), its level can be set to logic 0 or logic 1 using the GP*n*\_LVL field.

When the GPIO5 or GPIO6 pin is configured as a Logic Level input (GP*n*\_DIR = 1, GP*n*\_FN = 01h), its level can be read using the GP*n*\_LVL field.



Note that for PLL / FLL / oscillator output on GPIO2 and GPIO3, the CLKOUT*n*\_SEL registers must be set to the appropriate values (see [Table 109\)](#page-163-0). Setting GPn\_FN = 00h is recommended in this case, but it should be noted that the PLL / FLL / oscillator output is only possible using the CLKOUT*n*\_SEL registers.















**Table 119 GPIO Control** 

# <span id="page-178-0"></span>**INTERRUPTS**

The Interrupt Controller has multiple inputs, including the GPIO input, ALC status, PLL lock and FLL lock. Any combination of these inputs can be used to trigger an Interrupt (IRQ) event.

There is an Interrupt Status field associated with each of the IRQ inputs. These are contained in the Interrupt Status Registers (R560 and R561), as described in [Table 120.](#page-182-0) The status of the IRQ inputs can be read from this register at any time, or else in response to the Interrupt Output being signalled via a GPIO pin.

Each of the IRQ inputs can be individually masked or enabled as an input to the Interrupt function, using the bits contained in the Interrupt Status Mask registers (R568 and R569). Note that the



Interrupt Status fields remain valid, even when masked, but the masked bits will not cause the Interrupt Output to be asserted.

The Interrupt Output represents the logical 'OR' of all the unmasked IRQ inputs, as illustrated in [Figure 62.](#page-179-0) The bits within the Interrupt Status register (R560 and R561) are latching fields and, once they are set, they are not reset until a '1' is written to the respective register bit in the Interrupt Status registers. The Interrupt (IRQ) output is not reset until each of the unmasked IRQ inputs has been reset. Note that, if the condition that caused the IRQ input to be asserted is still valid, then the Interrupt Output will remain set even after the Status register has been written to.

The PLLn LOCK\_EINT, FLL\_LOCK\_EINT and TEMP\_SHUT\_EINT inputs to the Interrupt Controller can be de-bounced to avoid false detections. The timeout clock (TOCLK) is required for this function. The de-bounce is enabled on these inputs using the bits in Register R584. The de-bounce clock is enabled automatically whenever interrupt de-bouncing is selected. The de-bounce clock frequency is controlled by DBCLK\_DIV as described in "[Clocking and Sample Rates](#page-148-0)".

By default, the Interrupt Output is Active High. The polarity can be inverted using IRQ\_POL.

The WM8962 Interrupt Controller circuit is illustrated in Figure 54. The associated control fields are described i[n Table 120.](#page-182-0)



<span id="page-179-0"></span>**Figure 62 Interrupt Controller**












**Table 120 Interrupt Control** 



## **CONTROL INTERFACE**

The WM8962 is controlled by writing to its control registers. Readback is available for all registers. The Control Interface can operate as either a 2-, 3- or 4-wire interface:

- 2-wire (I2C) mode uses pins SCLK and SDA
- 3-wire (SPI) mode uses pins CS/GPIO6, SCLK and SDA
- 4-wire (SPI) mode uses the CS/GPIO6, SCLK and SDA pins; the SDOUT function is provided on a GPIO pin

Readback is provided on the bi-directional pin SDA in 2-/3-wire modes. In 4-wire mode, the SDOUT readback function must be enabled on one of the GPIO pins - see "[General Purpose Input/Output](#page-174-0)  [\(GPIO\)](#page-174-0)".

In 3-wire and 4-wire SPI modes, the CS function is provided using the CS/GPIO6 pin. In these control interface modes, GPIO6 must be configured as CS by setting GP6\_FN = 00h and GP6\_DIR = 1. Note that this is the default setting of GPIO6.

The WM8962 uses 16-bit register addresses and 16-bit data in 2-wire (I2C) mode; the WM8962 uses 15-bit register addresses in 3-wire and 4-wire (SPI) modes.

The configuration parameters in registers R16896 (4200h) to R21139 (5293h) are 24-bit words, arranged within the 16-bit register address space. Each 24-bit word must be written to the register map in full, MSBs first, before attempting to read back the value. Failure to do this may give incorrect read/write behaviour.

When updating the configuration parameters for any DSP feature(s), it is recommended to write all of the associated registers, in incremental address order, before reading back any values.

Note that the Control Interface function can be supported with or without system clocking. Where possible, the register map access is synchronised with SYSCLK in order to ensure predictable operation of cross-domain functions. See "[Clocking and Sample Rates](#page-148-0)" for further details of Control Interface clocking.

### **SELECTION OF CONTROL INTERFACE MODE**

The WM8962 Control Interface Mode is determined by the logic level on the CIFMODE pin, as shown i[n Table 121.](#page-183-0) 



<span id="page-183-0"></span>**Table 121 Control Interface Mode Selection** 

In 2-wire (I2C) Control Interface mode, Auto-Increment mode may be selected. This enables multiple write and multiple read operations to be scheduled faster than is possible with single register operations, and is illustrated in [Figure 67,](#page-186-0) [Figure 68](#page-186-1) and [Figure 69.](#page-186-2) The auto-increment option is enabled when the AUTO\_INC register bit is set. This bit is defined in [Table 122.](#page-184-0) Auto-increment is enabled by default.

In SPI modes, 3-wire or 4-wire operation may be selected using the SPI\_4WIRE register bit.

In SPI modes, the Continuous Read mode may be selected using the SPI\_CONTRD bit. This enables multiple register read operations to be scheduled faster than is possible with single register operations. When SPI\_CONTRD is set, the WM8962 will readback from incremental register addresses as long as CS is held low and SCLK is toggled.

In 3-wire (SPI) mode, register readback is provided using the bi-directional pin SDA. During data output, the SDA pin can be configured as CMOS or Open Drain, using the SPI\_CFG register bit.

In 4-wire (SPI) mode, register readback is provided using SDOUT, which must be configured on one of the GPIO pins.

When GPIO5 is configured as SDOUT, it may be configured as CMOS or as 'Wired OR' using the SPI\_CFG bit. In CMOS mode, SDOUT is driven low when not outputting register data. In 'Wired OR' mode, SDOUT is un-driven (high impedance) when not outputting register data bits. Note that the



SDOUT function on GPIO2 and GPIO3 is not configurable using SPI\_CFG; on these pins, SDOUT is a CMOS output at all times.



The Control Interface configuration bits are described in [Table 122.](#page-184-0) 

<span id="page-184-0"></span>**Table 122 Control Interface Configuration** 

### **2-WIRE (I2C) CONTROL MODE**

In 2-wire (I2C) mode, the WM8962 is a slave device on the control interface; SCLK is a clock input, while SDA is a bi-directional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the WM8962 transmits logic 1 by tri-stating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the logic 1 can be recognised by the master.

In order to allow many devices to share a single 2-wire control bus, every device on the bus has a unique 8-bit device ID (this is not the same as the address of each register in the WM8962). The WM8962 device ID is 0011\_0100 (34h). The LSB of the device ID is the Read/Write bit; this bit is set to logic 1 for "Read" and logic 0 for "Write".

Important - in addition to the I2C address noted above (34h), the WM8962 also incorporates test functionality via I2C addresses 94h and D2h, and may respond to I2C operations at these addresses. It is a requirement that no other device on the same I2C bus makes use of address 94h or D2h.

The WM8962 operates as a slave device only. The controller indicates the start of data transfer with a high to low transition on SDA while SCLK remains high. This indicates that a device ID, register address and data will follow. The WM8962 responds to the start condition and shifts in the next eight bits on SDA (8-bit device ID, including Read/Write bit, MSB first). If the device ID received matches the device ID of the WM8962, then the WM8962 responds by pulling SDA low on the next clock pulse (ACK). If the device ID is not recognised or the R/W bit is '1' when operating in write only mode, the WM8962 returns to the idle condition and waits for a new start condition and valid address.

If the device ID matches the device ID of the WM8962, the data transfer continues as described below. The controller indicates the end of data transfer with a low to high transition on SDA while SCKL remains high. After receiving a complete address and data sequence the WM8962 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDA changes while SCLK is high), the device returns to the idle condition.



The WM8962 supports the following read and write operations:

- Single write
- Single read
- Multiple write using auto-increment
- Multiple read using auto-increment

The sequence of signals associated with a single register write operation is illustrated i[n Figure 63.](#page-185-0) 



<span id="page-185-0"></span>**Figure 63 Control Interface 2-wire (I2C) Register Write** 

The sequence of signals associated with a single register read operation is illustrated i[n Figure 64.](#page-185-1) 



<span id="page-185-1"></span>**Figure 64 Control Interface 2-wire (I2C) Register Read** 

The Control Interface also supports other register operations, as listed above. The interface protocol for these operations is summarised below. The terminology used in the following figures is detailed in [Table 123.](#page-185-2)

Note that, for multiple write and multiple read operations, the auto-increment option must be enabled. This feature is enabled by default, as noted in [Table 122.](#page-184-0) 



<span id="page-185-2"></span>**Table 123 Control Interface Terminology** 





**Figure 65 Single Register Write to Specified Address** 



### **Figure 66 Single Register Read from Specified Address**



### <span id="page-186-0"></span>**Figure 67 Multiple Register Write to Specified Address using Auto-increment**



<span id="page-186-1"></span>**Figure 68 Multiple Register Read from Specified Address using Auto-increment** 



<span id="page-186-2"></span>

Multiple Write and Multiple Read operations enable the host processor to access sequential blocks of the data in the WM8962 register map faster than is possible with single register operations. The auto-increment option is enabled when the AUTO\_INC register bit is set. This bit is defined in [Table 122.](#page-184-0) Auto-increment is enabled by default.



### **3-WIRE (SPI) CONTROL MODE**

The 3-wire control interface uses the CS, SCLK and SDA pins.

In 3-wire control mode, a control word consists of 32 bits. The first bit is the read/write bit (R/W), which is followed by 15 address bits (A14 to A0) that determine which control register is accessed. The remaining 16 bits (B15 to B0) are data bits, corresponding to the 16 bits in each control register.

In 3-wire mode, every rising edge of SCLK clocks in one data bit from the SDA pin. A rising edge on CS latches in a complete control word consisting of the last 32 bits.

In Write operations (R/W=0), all SDA bits are driven by the controlling device.

In Read operations  $(R/W=1)$ , the SDA pin is driven by the controlling device to clock in the register address, after which the WM8962 drives the SDA pin to output the applicable data bits.

During data output, the SDA pin can be configured as CMOS or Open Drain, using the SPI\_CFG register bit, as described in [Table 122.](#page-184-0) In Open Drain configuration, an external pull-up resistor is required to pull the SDA line high so that the logic 1 can be recognised by the master.

When SPI Continuous Read mode is enabled (SPI CONTRD = 1), the WM8962 will readback from incremental register addresses as long as CS is held low and SCLK is toggled. In this mode, the WM8962 will increment the readback address after the first 32 clock cycles, and will output data from the next register address, and successive register addresses, MSB first, for as long as CS is held low and SCLK is toggled.

The 3-wire control mode timing is illustrated i[n Figure 70.](#page-187-0)



<span id="page-187-0"></span>**Figure 70 3-Wire Serial Control Interface** 



### **4-WIRE (SPI) CONTROL MODE**

The 4-wire control interface uses the CS, SCLK, SDA and SDOUT pins.

The SDOUT function must be enabled on one of the GPIO pins - see "[General Purpose Input/Output](#page-174-0)  [\(GPIO\)](#page-174-0)".

When GPIO5 is configured as the Data Output pin, SDOUT, it can be configured as CMOS or 'Wired OR', as described in [Table 122.](#page-184-0) In CMOS mode, SDOUT is driven low when not outputting register data bits. In 'Wired OR' mode, SDOUT is undriven (high impedance) when not outputting register data bits. Note that the SDOUT function on GPIO2 and GPIO3 is not configurable using SPI\_CFG; on these pins, SDOUT is a CMOS output at all times

In Write operations (R/W=0), this mode is the same as 3-wire mode described above.

In Read operations (R/W=1), the SDA pin is ignored following receipt of the valid register address. SDOUT is driven by the WM8962.

When SPI Continuous Read mode is enabled (SPI\_CONTRD = 1), the WM8962 will readback from incremental register addresses as long as CS is held low and SCLK is toggled. In this mode, the WM8962 will increment the readback address after the first 32 clock cycles, and will output data from the next register address, and successive register addresses, MSB first, for as long as CS is held low and SCLK is toggled.

The 4-wire control mode timing is illustrated i[n Figure 71](#page-188-0) and [Figure 72.](#page-188-1)



<span id="page-188-0"></span>**Figure 71 4-Wire Readback (CMOS)** 



<span id="page-188-1"></span>**Figure 72 4-Wire Readback (Wired-'OR')**



## **CONTROL WRITE SEQUENCER**

The Control Write Sequencer is a programmable unit that forms part of the WM8962 control interface logic. It provides the ability to perform a sequence of register write operations with the minimum of demands on the host processor - the sequence may be initiated by a single operation from the host processor and then left to execute independently.

Default sequences for Start-Up of each output driver and Shut-Down are provided (see "[Default](#page-193-0)  [Sequences](#page-193-0)" section). It is recommended that these default sequences are used unless changes become necessary.

When a sequence is initiated, the sequencer performs a series of pre-defined register writes. The host processor informs the sequencer of the start index of the required sequence within the sequencer's memory. At each step of the sequence, the contents of the selected register fields are read from the sequencer's memory and copied into the WM8962 control registers. This continues sequentially through the sequencer's memory until an "End of Sequence" bit is encountered; at this point, the sequencer stops and an Interrupt status flag is asserted. For cases where the timing of the write sequence is important, a programmable delay can be set for specific steps within the sequence.

Note that the Control Write Sequencer's internal clock is derived from the internal clock SYSCLK which must be enabled as described in "[Clocking and Sample Rates](#page-148-0)". The clock division from SYSCLK is handled transparently by the WM8962 without user intervention, provided that SYSCLK is configured as specified in "[Clocking and Sample Rates](#page-148-0)".

### **INITIATING A SEQUENCE**

The Register fields associated with running the Control Write Sequencer are described in [Table 124.](#page-190-0) Note that the operation of the Control Write Sequencer also requires the internal clock SYSCLK to be configured as described in "[Clocking and Sample Rates](#page-148-0)".

The Write Sequencer is enabled by setting the WSEQ\_ENA bit. The start index of the required sequence must be written to the WSEQ\_START\_INDEX field.

The Write Sequencer stores up to 128 register write commands. These are defined in Registers R4096 to R4607. There are 4 registers used to define each of the 128 possible commands. The value of WSEQ\_START\_INDEX selects the registers applicable to the first write command in the selected sequence.

Setting the WSEQ\_START bit initiates the sequencer at the given start index. The Write Sequencer can be interrupted by writing a logic 1 to the WSEQ\_ABORT bit.

The current status of the Write Sequencer can be read using two further register fields - when the WSEQ\_BUSY bit is asserted, this indicates that the Write Sequencer is busy. Note that, whilst the Control Write Sequencer is running a sequence (indicated by the WSEQ\_BUSY bit), full read/write operations to the Control Registers cannot be supported. (Register access to the Control Write Sequencer registers, Software Reset registers, PLL/CLKOUT control registers is still supported while the Control Write Sequencer is running. Unsuccessful I2C interface commands will be indicated to the host processor by the WM8962 failing to provide the acknowledge, 'ACK', indication.)

The index of the current step in the Write Sequencer can be read from the WSEQ\_CURRENT\_INDEX field; this is an indicator of the sequencer's progress. On completion of a sequence, this field holds the index of the last step within the last commanded sequence.

When the Write Sequencer reaches the end of a sequence, it asserts the WSEQ\_DONE\_EINT flag in Register R561 (see "[Interrupts](#page-178-0)"). This flag can be used to generate an Interrupt Event on completion of the sequence. Note that the WSEQ\_DONE\_EINT flag is asserted to indicate that the WSEQ is NOT Busy.

The WM8962 supports the option to automatically power-down the Class D speaker drivers when the DAC Auto-Mute is triggered, and to re-enable the speaker drivers when audio data is detected. This is implemented using the Control Write Sequencer, and enabled by setting the WSEQ\_AUTOSEQ\_ENA bit. When this bit is set, and the conditions for DAC Auto-Mute are satisfied, the default "Speaker Sleep" sequence is triggered. When the DAC is un-muted following an Auto-Mute event, the "Speaker Wake" sequence is triggered. See "[Default Sequences](#page-193-0)" for details of these sequences.





<span id="page-190-0"></span>**Table 124 Write Sequencer Control - Initiating a Sequence** 

### <span id="page-190-1"></span>**PROGRAMMING A SEQUENCE**

A sequence consists of write operations to data bits (or groups of bits) within the control registers. Each write operation is defined by a block of 4 registers, which contain 6 fields as described in this section.

The block of 4 registers is the same for up to 128 steps held in the sequencer memory. Multiple sequences can be held in the memory at the same time; each sequence occupies its own range within the 128 available register blocks.

The following 6 fields are replicated 128 times - one for each of the sequencer's 128 steps. In the following descriptions, the term '*n*' is used to denote the step number, from 0 to 127.

WSEQ\_ADDR*n* is a 14-bit field containing the Control Register Address in which the data should be written. Note that the Control Write Sequencer cannot be used to access the Software Reset registers, PLL/CLKOUT control registers or the Write Sequencer registers R87, R90 and R93.



WSEQ\_DATA*n* is an 8-bit field which contains the data to be written to the selected Control Register. The WSEQ\_DATA\_WIDTH*n* field determines how many of these bits are written to the selected register; the most significant bits (above the number indicated by WSEQ\_DATA\_WIDTH*n*) are ignored.

WSEQ\_DATA\_START*n* is a 4-bit field which identifies the LSB position within the selected Control Register to which the data should be written. For example, setting WSEQ\_DATA\_START*n* = 0100 will select bit 4 as the LSB position; in this case, 4-bit data would be written to bits 7:4.

WSEQ\_DATA\_WIDTH*n* is a 3-bit field which identifies the width of the data block to be written. This enables selected portions of a Control Register to be updated without any concern for other bits within the same register, eliminating the need for read-modify-write procedures. Values of 0 to 7 correspond to data widths of 1 to 8 respectively. For example, setting WSEQ\_DATA\_WIDTH*n* = 010 will cause a 3-bit data block to be written. Note that the maximum value of this field corresponds to an 8-bit data block; writing to register fields greater than 8 bits wide must be performed using two separate operations of the Control Write Sequencer.

WSEQ DELAYn is a 4-bit field which controls the waiting time between the current step and the next step in the sequence i.e. the delay occurs after the write in which it was called. The total delay time per step (including execution) is defined below, giving a useful range of execution/delay times from approximately  $562\mu s$  up to 2.048s per step:

$$
T = k \times (2^{WSEQ\_DELAY} + 8)
$$

where  $k = 62.5 \mu s$  (if SAMPLE\_RATE\_INT\_MODE = 1)

and  $k = 68.1 \mu s$  (if SAMPLE\_RATE\_INT\_MODE = 0)

Note that the sequencer execution/delay time varies between integer and fractional values of the SAMPLE\_RATE register; see "[Clocking and Sample Rates](#page-148-0)" for details of the associated registers.

WSEQ\_EOS*n* is a 1-bit field which indicates the End of Sequence. If this bit is set, then the Control Write Sequencer will automatically stop after this step has been executed.

The register definitions for Step 0 are described in [Table 125.](#page-192-0) The equivalent definitions also apply to Step 1 through to Step 127, in the subsequent register address locations.







<span id="page-192-0"></span>**Table 125 Write Sequencer Control - Programming a Sequence** 

Note that a 'Dummy' write can be inserted into a control sequence by commanding the sequencer to write a value of 0 to bit 0 of Register R254 (00FEh). This is effectively a write to a non-existent register location. This can be used in order to create placeholders ready for easy adaptation of a control sequence. For example, a sequence could be defined to power-up a mono signal path from DACL to headphone, with a 'dummy' write included to leave space for easy modification to a stereo signal path configuration. Dummy writes can also be used in order to implement additional time delays between register writes.

In summary, the Control Register to be written is set by the WSEQ\_ADDR*n* field. The data bits that are written are determined by a combination of WSEQ\_DATA\_START*n*, WSEQ\_DATA\_WIDTH*n* and WSEQ\_DATA*n*. This is illustrated below for an example case of writing to the DAC\_DEEMP field within Register R5 (0005h).

In this example, the Start Position is bit 01 (WSEQ\_DATA\_START*n* = 0001b) and the Data width is 2 bits (WSEQ\_DATA\_WIDTH $n = 0001$ b). With these settings, the Control Write Sequencer would update the Control Register R5 [2:1] with the contents of WSEQ\_DATA*n* [1:0].



**Figure 73 Control Write Sequencer Example** 

<span id="page-193-0"></span>

### **DEFAULT SEQUENCES**

When the WM8962 is powered up, a number of Control Write Sequences are available through default settings in the sequencer memory locations. The pre-programmed default settings include Start-Up and Shut-Down sequences for each of the output drivers. Note that the default sequences do not include audio signal path or gain setting configuration; this must be implemented prior to scheduling any of the default Start-Up sequences.

The entire sequencer memory may be programmed to users' own settings at any time, as described in "[Programming a Sequence](#page-190-1)". Users' own settings remain in memory regardless of WSEQ\_ENA, and are not affected by software resets (i.e. writing to Register R15). However, any non-default sequences are lost when the device is powered down.

The following default control sequences are provided:

- 1. DAC to Headphone Power Up This sequence powers up the HPOUT headphone driver and charge pump. It commands the DC Servo to perform offset correction. It enables the master bias required for analogue functions. This sequence is intended for enabling the headphone output after initial power-on.
- 2. Analogue Input Power Up This sequence powers up the analogue input (IN1L and IN1R) signal paths to the ADC output. The MICBIAS is enabled for powering electret condenser microphones connected to IN1L and IN1R. The DC Servo performs offset correction on the input signal paths. The intended usage of this sequence assumes that the "DAC to Headphone 1 Power Up" sequence has been run previously.
- 3. Chip Power Down This sequence shuts down all of the WM8962 input paths, output drivers, DC Servo, charge pump and analogue bias circuits.
- 4. Speaker Sleep This sequence mutes the DAC output and Class D speaker output, and disabled the Class D output driver. This is intended for use as a power saving feature during quiescent DAC conditions. When the WSEQ\_AUTOSEQ\_ENA register bit is set, this sequence is automatically triggered whenever quiescent DAC playback conditions are detected.
- 5. Speaker Wake This sequence enables the Class D speaker driver output and un-mutes the DAC output and Class D speaker path. When the WSEQ\_AUTOSEQ\_ENA register bit is set, this sequence is automatically triggered whenever a non-zero DAC sample is detected following an AUTOMUTE event.

Specific details of each of these sequences is provided below.



### **DAC to Headphone Power Up**

The DAC to Headphone Power Up sequence is initiated by writing 0080h to Register 90 (5Ah). This single operation starts the Control Write Sequencer at Index Address 0 (00h).



This sequence takes up to 93ms to run.

**Table 126 DAC to Headphone 1 Power Up Sequence** 

### **Analogue Input Power Up**

The Analogue Input Power Up sequence is initiated by writing 0092h to Register 90 (5Ah). This single operation starts the Control Write Sequencer at Index Address 18 (12h).

This sequence takes up to 75ms to run.







**Table 127 Analogue Input Power Up Sequence** 

### **Chip Power Down**

The Chip Power Down sequence is initiated by writing 009Bh to Register 90 (5Ah). This single operation starts the Control Write Sequencer at Index Address 27 (1Bh).









**Table 128 Chip Power Down Sequence** 

### **Speaker Sleep**

The Speaker Sleep sequence is initiated by writing 00E4h to Register 90 (5Ah). This single operation starts the Control Write Sequencer at Index Address 100 (64h).

This sequence takes up to 2ms to run.



**Table 129 Speaker Sleep Sequence** 

### **Speaker Wake**

The Speaker Wake sequence is initiated by writing 00E8h to Register 90 (5Ah). This single operation starts the Control Write Sequencer at Index Address 104 (68h).



This sequence takes up to 2ms to run.

**Table 130 Speaker Wake Sequence** 



## **THERMAL SHUTDOWN**

The WM8962 incorporates a temperature sensor on each of the headphone circuit and the speaker circuit. These detect when the device temperature is within normal limits, or the device is approaching a hazardous temperature condition (above 125ºC and below 145ºC), or if the device has exceeded a hazardous temperature condition (>145ºC). The temperature sensors can be configured to automatically disable the audio outputs of the WM8962 in response to an over-temperature condition (approximately 145ºC) on either the headphone or the speaker circuits.

The temperature status can be output directly on a GPIO pin, as described in the "[General Purpose](#page-174-0)  [Input/Output \(GPIO\)](#page-174-0)" section. The temperature sensor can also be used to generate Interrupt events, as described in the "[Interrupts](#page-178-0)" section.

The temperature sensors are enabled on the headphone and the speaker circuits by setting the TEMP\_ENA\_HP and the TEMP\_ENA\_SPK register bits respectively.

Temperature warnings are flagged at 125ºC by asserting the TEMP\_WARN\_HP (headphones) and TEMP\_WARN\_SPK (speakers) register bits. Potentially hazardous over-temperature conditions are flagged by the setting of the TEMP ERR HP (headphones) and TEMP ERR SPK (speakers) registers.

When the THERR\_ACT register is also set, then a device over-temperature condition in either sensor (TEMP\_ERR\_HP or TEMP\_ERR\_SPK asserted) will cause the speaker outputs (SPKOUTL and SPKOUTR) to be disabled by setting SPKL\_ENA and SPKR\_ENA to 0, and the headphone outputs to be disabled by setting CP\_ENA to 0. This response is likely to prevent any damage to the device attributable to the large currents of the output drivers. Note that headphone and speaker audio outputs are both disabled when either of the TEMP\_ERR\_HP or TEMP\_ERR\_SPK register bits is set.

When the audio circuits are disabled by THERR\_ACT after reaching a temperature of 145ºC, they will be reset to their previous setting once the temperature drops again.







**Table 131 Temperature Sensor Control** 

# **SOFTWARE RESET AND CHIP ID**

A Software Reset can be commanded by writing to Register R15. This is a read-only register field and the contents will not be affected by writing to this Register. Note that the PLL Registers (R114 through to R152) are not affected by this Software Reset; these registers can be reset separately.

A PLL Software Reset can be commanded by writing to Register R127. This is a read-only register field and the contents will not be affected by writing to this Register. The PLL Software Reset causes the contents of the PLL Registers (R114 through to R152) to be reset to their default states.

The Customer ID and Chip Revision ID can be read back from Register R1 (01h), as described in [Table 132.](#page-198-0)



<span id="page-198-0"></span>**Table 132 Software Reset and Chip ID** 



# **REGISTER MAP**

The WM8962 control registers are listed below. Note that only the register addresses described here should be accessed; writing to other addresses may result in undefined behaviour. Register bits that are not documented should not be changed from the default values.





















 $\mathbf{I}$ 



















# **REGISTER BITS BY ADDRESS**



**Register 00h** Left Input volume



**Register 01h** Right Input volume



**Register 02h** HPOUTL volume





**Register 03h** HPOUTR volume







**Register 04h** Clocking1



**Register 05h** ADC & DAC Control 1







**Register 06h** ADC & DAC Control 2







**Register 07h** Audio Interface 0







**Register 08h** Clocking2



**Register 09h** Audio Interface 1





**Register 0Ah** Left DAC volume



**Register 0Bh** Right DAC volume



**Register 0Eh** Audio Interface 2



**Register 0Fh** Software Reset





**Register 11h** ALC1




**Register 12h** ALC2





**Register 13h** ALC3







**Register 14h** Noise Gate



**Register 15h** Left ADC volume



**Register 16h** Right ADC volume



**Register 17h** Additional control(1)





**Register 18h** Additional control(2)



**Register 19h** Pwr Mgmt (1)







**Register 1Ah** Pwr Mgmt (2)



**Register 1Bh** Additional Control (3)



**Register 1Ch** Anti-pop





**Register 1Eh** Clocking 3







**Register 1Fh** Input mixer control (1)



**Register 20h** Left input mixer volume







**Register 21h** Right input mixer volume



**Register 22h** Input mixer control (2)





**Register 23h** Input bias control



**Register 25h** Left input PGA control



**Register 26h** Right input PGA control







**Register 28h** SPKOUTL volume



**Register 29h** SPKOUTR volume



**Register 2Fh** Thermal Shutdown Status





**Register 30h** Additional Control (4)







**Register 31h** Class D Control 1



**Register 33h** Class D Control 2



**Register 38h** Clocking 4





**Register 39h** DAC DSP Mixing (1)



**Register 3Ah** DAC DSP Mixing (2)



**Register 3Ch** DC Servo 0





**Register 3Dh** DC Servo 1



**Register 40h** DC Servo 4



**Register 42h** DC Servo 6





**Register 44h** Analogue PGA Bias





**Register 45h** Analogue HP 0



**Register 47h** Analogue HP 2



**Register 48h** Charge Pump 1



**Register 52h** Charge Pump B





**Register 57h** Write Sequencer Control 1



**Register 5Ah** Write Sequencer Control 2



**Register 5Dh** Write Sequencer Control 3







**Register 5Eh** Control Interface



**Register 63h** Mixer Enables



**Register 64h** Headphone Mixer (1)





**Register 65h** Headphone Mixer (2)



**Register 66h** Headphone Mixer (3)





**Register 67h** Headphone Mixer (4)



**Register 69h** Speaker Mixer (1)





**Register 6Ah** Speaker Mixer (2)



**Register 6Bh** Speaker Mixer (3)





**Register 6Ch** Speaker Mixer (4)



**Register 6Dh** Speaker Mixer (5)





**Register 6Eh** Beep Generator (1)



**Register 73h** Oscillator Trim (3)



**Register 74h** Oscillator Trim (4)





**Register 77h** Oscillator Trim (7)



**Register 7Ch** Analogue Clocking1







**Register 7Dh** Analogue Clocking2



**Register 7Eh** Analogue Clocking3



**Register 7Fh** PLL Software Reset





**Register 81h** PLL2



**Register 83h** PLL 4



**Register 88h** PLL 9





**Register 89h** PLL 10



**Register 8Ah** PLL 11



**Register 8Bh** PLL 12



**Register 8Ch** PLL 13



**Register 8Dh** PLL 14



**Register 8Eh** PLL 15





**Register 8Fh** PLL 16



**Register 96h** PLL DLL



**Register 9Bh** FLL Control (1)





**Register 9Ch** FLL Control (2)



**Register 9Dh** FLL Control (3)



**Register 9Fh** FLL Control (5)





**Register A0h** FLL Control (6)



**Register A1h** FLL Control (7)



**Register A2h** FLL Control (8)



**Register FCh** General test 1



**Register 0100h** DF1





**Register 0101h** DF2



**Register 0102h** DF3



**Register 0103h** DF4



**Register 0104h** DF5



**Register 0105h** DF6



**Register 0106h** DF7





**Register 0108h** LHPF1



**Register 0109h** LHPF2



**Register 010Ch** THREED1





**Register 010Dh** THREED2



**Register 010Eh** THREED3







**Register 010Fh** THREED4



**Register 0114h** DRC 1





**Register 0115h** DRC 2




**Register 0116h** DRC 3





**Register 0117h** DRC 4



**Register 0118h** DRC 5



**Register 011Dh** Tloopback





**Register 014Fh** EQ1



**Register 0150h** EQ2



**Register 0151h** EQ3





**Register 0152h** EQ4



**Register 0153h** EQ5



**Register 0154h** EQ6



**Register 0155h** EQ7



**Register 0156h** EQ8



**Register 0157h** EQ9



**Register 0158h** EQ10





**Register 0159h** EQ11



**Register 015Ah** EQ12



**Register 015Bh** EQ13



**Register 015Ch** EQ14



**Register 015Dh** EQ15



**Register 015Eh** EQ16



**Register 015Fh** EQ17





**Register 0160h** EQ18



**Register 0161h** EQ19



**Register 0162h** EQ20



**Register 0163h** EQ21



**Register 0164h** EQ22





**Register 0165h** EQ23



**Register 0166h** EQ24



**Register 0167h** EQ25



**Register 0168h** EQ26



**Register 0169h** EQ27



**Register 016Ah** EQ28





**Register 016Bh** EQ29



**Register 016Ch** EQ30



**Register 016Dh** EQ31



**Register 016Eh** EQ32



**Register 016Fh** EQ33



**Register 0170h** EQ34



**Register 0171h** EQ35





**Register 0172h** EQ36



**Register 0173h** EQ37



**Register 0174h** EQ38



**Register 0175h** EQ39



**Register 0176h** EQ40



**Register 0177h** EQ41







**Register 0201h** GPIO 2







**Register 0202h** GPIO 3







**Register 0204h** GPIO 5







**Register 0205h** GPIO 6



**Register 0230h** Interrupt Status 1







**Register 0231h** Interrupt Status 2



**Register 0238h** Interrupt Status 1 Mask





**Register 0239h** Interrupt Status 2 Mask



**Register 0240h** Interrupt Control





**Register 0248h** IRQ Debounce



**Register 024Ah** MICINT Source Pol



**Register 0300h** DSP2 Power Management





**Register 040Dh** DSP2\_ExecControl



**Register 1000h** Write Sequencer 0



**Register 1001h** Write Sequencer 1



**Register 1002h** Write Sequencer 2





**Register 1003h** Write Sequencer 3



**Register 1004h** Write Sequencer 4 to **Register 11FFh** Write Sequencer 511



**Register 4000h** RETUNEADC\_SHARED\_COEFF\_1



**Register 4001h** RETUNEADC\_SHARED\_COEFF\_0





**Register 4002h** RETUNEDAC\_SHARED\_COEFF\_1



**Register 4003h** RETUNEDAC\_SHARED\_COEFF\_0



**Register 4004h** SOUNDSTAGE\_ENABLES\_1



**Register 4005h** SOUNDSTAGE\_ENABLES\_0





**Register 4201h** HDBASS\_AI\_0 to **Register 421Dh** HDBASS\_PG\_0



**Register 4400h** HPF\_C\_1 to **Register 4401h** HPF\_C\_0



**Register 4600h** ADCL\_RETUNE\_C1\_1 to **Register 4A3Fh** ADCR\_RETUNE\_C32\_0





**Register 4C00h** DACL\_RETUNE\_C1\_1 to **Register 503Fh** DACR\_RETUNE\_C32\_0



**Register 5200h** VSS\_XHD2\_1 to **Register 5293h** VSS\_XTS32\_0



# **DIGITAL FILTER CHARACTERISTICS**





## **TERMINOLOGY**

- 1. Stop Band Attenuation (dB) the degree to which the frequency spectrum is attenuated (outside audio band)
- 2. Pass-band Ripple any variation of the frequency response in the pass-band region



## **DAC FILTER RESPONSES**

This series of plots shows the filter response for the entire DAC channel for different signal rates. The full path, has a nominal gain of 3.01dB (1V input, 1.414V output), this means that the highest nodes in the 48kHz case are at 47.5dB (rather than below the 50dB specification).



**Table 133 Recommended Filter Configurations for Supported Sample Rates** 







Figure 74 DAC Filter Response 8k Sampling Rate **Figure 75 DAC Filter Response for 11.025k Sample Rate** 



**Figure 76 DAC Filter Response for 12k Sample Rate Figure 77 DAC Filter Response for 16k Sample Rate**







**Figure 80 DAC Playback Filter Response for 32k Sample Rate** 



**Figure 82 DAC Playback Filter Response for 48k Sample Rate** 



**Figure 78 DAC Filter Response 22.05k Sample Rate Figure 79 DAC Playback Filter Response for 24k Sample Rate**



**Figure 81 DAC Playback Filter Response for 44.1k Sample Rate** 



**Figure 83 DAC Playback Filter Passband Ripple for 44.1k Sample Rate (MCLK=11.2896MHZ)** 



# **ADC FILTER RESPONSES**



**Figure 84 ADC Digital Filter Frequency Response (128OSR)** 



**Figure 85 ADC Digital Filter Passband Ripple (128OSR)** 





**ADC HIGH PASS FILTER RESPONSES** 





**Figure 87 ADC Digital High Pass Filter Ripple (48kHz, Voice Mode, ADC\_HPF\_CUT=01, 10 and 11)** 



## **DE-EMPHASIS FILTER RESPONSES**



### **Figure 88 De-Emphasis Digital Filter Response (32kHz) Figure 89 De-Emphasis Error (32kHz)**



**Figure 90 De-Emphasis Digital Filter Response (44.1kHz) Figure 91 De-Emphasis Error (44.1kHz)** 



**Figure 92 De-Emphasis Digital Filter Response (48kHz) Figure 93 De-Emphasis Error (48kHz)** 









## **APPLICATIONS INFORMATION**

## **ANALOGUE INPUT PATHS**

The WM8962 provides up to 8 analogue audio input paths. Each of these inputs is referenced to the internal DC reference, VMID. A DC blocking capacitor is required for each analogue input pin used in the target application. The choice of capacitor is determined by the filter that is formed between that capacitor and the impedance of the input pin. The circuit is illustrated i[n Figure 94.](#page-279-0)



### <span id="page-279-0"></span>**Figure 94 Audio Input Path DC Blocking Capacitor**

In accordance with the WM8962 input pin resistance, it is recommended that a  $1\mu$ F capacitance will give good results in most cases. Note that the input impedance, R, changes with the PGA gain setting, as described in the "[Electrical Characteristics](#page-9-0)".

A single capacitor is required for line or microphone input connection. Tantalum electrolytic capacitors are particularly suitable as they offer high stability in a small package size.

Ceramic equivalents are a cost effective alternative to the superior tantalum packages, but care must be taken to ensure the desired capacitance is maintained at the AVDD operating voltage. Also, ceramic capacitors may show microphonic effects, where vibrations and mechanical conditions give rise to electrical signals. This is particularly problematic for microphone input paths where a large signal gain is required.

The external connections for electret condenser microphones, incorporating the WM8962 microphone bias circuit, are shown later in the "[Microphone Bias Circuit](#page-279-1)" section below.

### <span id="page-279-1"></span>**MICROPHONE BIAS CIRCUIT**

The WM8962 is designed to interface easily with analogue microphones. An electret condenser microphone (ECM) requires a bias current; this can be provided by the MICBIAS output on the WM8962.

An electret condenser microphone may be connected in single-ended configuration, as illustrated in [Figure 95.](#page-280-0)

A decoupling capacitor is required on the MICBIAS output. A suitable capacitor must be connected whenever the MICBIAS output is enabled.

A current-limiting resistor is also required for the ECM; the resistance should be chosen according to the minimum operating impedance of the microphone and MICBIAS voltage so that the maximum bias current of the WM8962 is not exceeded.

A 2.2 $k\Omega$  current-limiting resistor is recommended; this provides compatibility with a wide range of microphone components.

Note that the MICBIAS output can also be used to power an analogue silicon microphone. In this case, the MICBIAS connects directly to the VDD pin of the microphone - a current-limiting resistor is not required in this case.





<span id="page-280-0"></span>**Figure 95 Single Ended Microphone Connection** 

Additional filtering of the MICBIAS output, to reduce noise and interference, may be implemented using the configuration illustrated in [Figure 96.](#page-280-1)



<span id="page-280-1"></span>**Figure 96 Microphone Connection, with MICBIAS filter components** 



### **CHARGE PUMP COMPONENTS**

The WM8962 incorporates a Charge Pump circuit, which generates the CPVOUTP and CPVOUTN supply rails for the ground-referenced headphone drivers.

Decoupling capacitors are required on each of the Charge Pump outputs. A fly-back capacitor is also required. The recommended Charge Pump capacitors for WM8962 are detailed below in [Table 134.](#page-281-0) 



<span id="page-281-0"></span>**Table 134 Charge Pump External Capacitors** 

Ceramic capacitors are recommended for these Charge Pump requirements. Note that, due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. Ceramic capacitors with X5R dielectric are recommended.

The positioning of the Charge Pump capacitors is important, particularly the fly-back capacitors. These capacitors should be placed as close as possible to the WM8962.



### **RECOMMENDED EXTERNAL COMPONENTS DIAGRAM**



<span id="page-282-0"></span>**Figure 97 WM8962 Recommended External Components** 



## **Notes:**

## **1. Power Supply Decoupling Capacitors**

X5R ceramic capacitor is recommended for the power supply decoupling capacitors.

The decoupling capacitors on VMIDC, MICBIAS, CPVOUTP and CPVOUTN should be as close to the WM8962 as possible.

### **2. Charge Pump Capacitors**

Specific recommendations for Charge Pumpe capacitors are provided in [Table 135.](#page-283-0) Note that two different recommendations are provided for CPVOUTP and CPVOUTN; either of these components is suitable, depending upon size requirements and availability.

The positioning of the flyback capacitor is very important - this should be as close to the WM8962 as possible.

It is important to select a suitable capacitor type for the Charge Pump. Note that the capacitance may vary with DC voltage; care is required to ensure that required capacitance is achieved at the applicable operating voltage, as specified in [Figure 97.](#page-282-0) The capacitor datasheet should be consulted for this information.



<span id="page-283-0"></span>**Table 135 Charge Pump Capacitors** 

### **3. Zobel Networks**

The Zobel network shown in [Figure 97](#page-282-0) is required on HPOUTL and HPOUTR whenever that output is enabled. Stability of these ground-referenced outputs across all process corners cannot be guaranteed without the Zobel network components. (Note that, if any ground-referenced output pin is not required, the Zobel network components can be omitted from the output pin, and the pin can be left floating.) The Zobel network requirement is detailed further in the applications note WAN\_0212 "Class W Headphone Impedance Compensation".

Zobel networks should be positioned reasonably close to the WM8962.

### **4. Crystal Oscillator**

The WM8962 supports device clocking from either a digital clock source (compatible with timing and voltage threshold requirements) or from a crystal oscillator.

## **5. PLLGND Connection**

The AGND and PLLGND pins must be tied together as close as possible to the WM8962.



## **PCB LAYOUT CONSIDERATIONS**

Poor PCB layout will degrade the performance and be a contributory factor in EMI, ground bounce and resistive voltage losses. All external components should be placed as close to the WM8962 device as possible, with current loop areas kept as small as possible.

The following layout priorities should be observed. (All these components should be as close to the WM8962 as possible; item 1. is the highest priority).

- 1. Crystal
- 2. Charge pump capacitors
- 3. AVDD, DCVDD, DBVDD decoupling
- 4. VMIDC, MICBIAS decoupling
- 5. Other decoupling
- 6. Zobel network components
- 7. CLKOUTn termination resistors





## **MIC DETECTION SEQUENCE USING MICBIAS CURRENT**

This section details an example sequence which summarises how the host processor can configure and detect the events supported by the MICBIAS current detect function (see "[MICBIAS Current](#page-38-0)  [Detect](#page-38-0)"):

- Mic insertion/removal
- Hook switch press/release

[Figure 98](#page-285-0) shows an example of how the MICBIAS current flow varies versus time, during mic insertion and hook switch events. The Y axis is annotated with the Mic detection thresholds, and the X axis is annotated with the stages of an example sequence as detailed i[n Table 136,](#page-286-0) to illustrate how the host processor can implement mic insertion and hook switch detection.

The sequence assumes that the microphone insertion and hook switch detection functions are monitored by polling the interrupt flags using the control interface. Note that the maximum mechanical bounce times for mic insertion and removal must be fully understood by the software programmer.

A GPIO pin could be used as an alternative mechanism to monitor the MICBIAS detection functions. This enables the host processor to detect mechanical bounce at any time.



<span id="page-285-0"></span>**Figure 98 Mic Insert and Hook Switch Detect: Example MICBIAS Current Plot** 





<span id="page-286-0"></span>**Table 136 Mic Insert and Hook Switch Detect: Example Sequence**

Alternatively, utilising a GPIO pin to monitor the MICBIAS current detect functionality permits the host processor to monitor the steady state of microphone detection or hook switch press functions. Because the GPIO shows the steady state condition, software de-bounce may be easier to implement in the host processor, dependant on the processor performance characteristics, hence use of the GPIO is likely to simplify the rejection of mechanical bounce. Changes of state in the GPIO pin are also subject to the time delays  $t_{\text{DET}}$  and  $t_{\text{SHORT}}$ .



## **PACKAGE DIMENSIONS**

## **PACKAGE DIAGRAM FOR DEVICES MARKED KBC**





NOTES:<br>1. PRIMARY DATUM -Z- AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.<br>2. THIS DIMENSION INCLUDES STAND-OFF HEIGHT 'A1' AND BACKSIDE COATING.<br>3. A1 CORNER IS IDENTIFIED BY INK/LASER MARK ON




### **PACKAGE DIAGRAM FOR DEVICES MARKED BCA HN8**





NOTES:<br>1. PRIMARY DATUM -Z- AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.<br>2. THIS DIMENSION INCLUDES STAND-OFF HEIGHT 'A1' AND BACKSIDE COATING.<br>3. A1 CORNER IS IDENTIFIED BY INKLASER MARK ON T



## **IMPORTANT NOTICE**

### **Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find one nearest you, go to [www.cirrus.com.](http://www.cirrus.com/) 

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus" or "Cirrus Logic") are sold subject to Cirrus's terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Cirrus products.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied, under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus's approval, license, warranty or endorsement thereof. Cirrus gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, SoundClear, WISCE, ReTune and SilentSwitch are among the trademarks of Cirrus. Other brand and product names may be trademarks or service marks of their respective owners.

SPI is a trademark of Motorola.

Copyright © 2009–2015 Cirrus Logic, Inc. All rights reserved.



# **REVISION HISTORY**

















