Features

- Two Different IF Receiving Bandwidth Versions are Available (B_{IF} = 300 kHz or 600 kHz)
- 5V to 20V Automotive-Compatible Data Interface
- IC Condition Indicator, Sleep or Active Mode
- Data Clock Available for Manchester- and Bi-phase-coded Signals
- Fully Integrated VCO
- Supply Voltage 4.5V to 5.5V, Operating Temperature Range -40°C to +105°C
- Single-ended RF Input for Easy Adaptation to λ /4 Antenna or Printed Antenna on PCB
- ESD Protection According to MIL-STD. 883 (2KV HBM)
- High Image Frequency Suppression Due to 1 MHz IF in Conjunction with a SAW Front-end Filter; Up to 40 dB is Achievable with State-of-the-art SAWs
- Communication to Microcontroller Possible Via a Single, Bi-directional Data Line
- Power Management (Polling) is also Possible by Means of a Separate Pin Via the Microcontroller
- Programmable Digital Noise Suppression
- SSO20 Package

Pb Lead Free

Benefits

- Low Power Consumption Due to Configurable Self Polling with a Programmable Time frame Check
- . High Sensitivity, Especially at Low Data Rates
- Minimal External Circuitry Requirements, no RF Components on the PC Board Except Matching to the Receiver Antenna
- Sensitivity Reduction Possible Even While Receiving
- Low-cost Solution Due to High Integration Level

1. Description

The ATA5743 is a multi-chip PLL receiver device supplied in an SSO20 package. It has been especially developed for the demands of RF low-cost data transmission systems with data rates from 1 kBaud to 10 kBaud in Manchester or Bi-phase code. The receiver is well suited to operate with Atmel's PLL RF transmitter U2741B. Its main applications are in the areas of telemetering, security technology, and keyless-entry systems. It can be used in the frequency receiving range of $f_0 = 300$ MHz to 450 MHz for ASK or FSK data transmission. All the statements made below refer to 433.92 MHz and 315 MHz applications.



UHF ASK/FSK Receiver


ATA5743





2. System Block Diagram

Figure 2-1. System Block Diagram



3. Pin Configuration

Figure 3-1. Pinning SSO20





Table 3-1.Pin Description

Pin	Symbol	Function			
1	SENS	Sensitivity-control resistor			
2	IC_ACTIVE	IC condition indicator Low = sleep mode High = active mode			
3	CDEM	Lower cut-off frequency data filter			
4	AVCC	Analog power supply			
5	TEST	Test pin, during operation at GND			
6	AGND	Analog ground			
7	MIXVCC	Power supply mixer			
8	LNAGND	High-frequency ground LNA and mixer			
9	LNA_IN	RF input			
10	NC	Not connected			
11	LFVCC	Power supply VCO			
12	LF	Loop filter			
13	LFGND	Ground VCO			
14	XTO	Crystal oscillator			
15	DVCC	Digital power supply			
16	MODE	Selecting 433.92 MHz/315 MHz Low: f _{XT0} = 4.90625 MHz (USA) High: f _{XT0} = 6.76438 MHz (Europe)			
17	DATA_CLK	Bit clock of data stream			
18	DGND	Digital ground			
19	POLLING/_ON	Selects polling or receiving mode Low: receiving mode High: polling mode			
20	DATA	Data output/configuration input			





Figure 3-2. Block Diagram




4. RF Front-end

The RF front-end of the receiver is a heterodyne configuration that converts the input signal into a 1 MHz IF signal. As seen in Figure 3-2 on page 4, the front-end consists of an LNA (Low-Noise Amplifier), an LO (Local Oscillator), a mixer, and an RF amplifier.

The LO generates the carrier frequency for the mixer via a PLL synthesizer. The XTO (crystal oscillator) generates the reference frequency f_{XTO} . The VCO (voltage-controlled oscillator) generates the drive voltage frequency f_{LO} for the mixer. f_{LO} is dependent on the voltage at pin LF, and is then divided by 64. The divided frequency is compared to f_{XTO} by the phase frequency detector. The current output of the phase frequency detector is connected to a passive loop filter and thereby generates the control voltage V_{LF} for the VCO. By means of that configuration, V_{LF} is controlled in a way that $f_{LO}/64$ is equal to f_{XTO} . If f_{LO} is determined, f_{XTO} can be calculated using the following formula: $f_{XTO} = f_{LO}/64$.

The XTO is a one-pin oscillator that operates at the series resonance of the quartz crystal. As demonstrated in Figure 4-1, the crystal should be connected to GND via a capacitor C_L . The value of that capacitor is recommended by the crystal supplier. The value of C_L should be optimized for the individual board layout to achieve the exact value of C_L and hereby of C_L . When designing the system in terms of receiving bandwidth, the accuracy of the crystal and the XTO must be considered.

Figure 4-1. PLL Peripherals



The passive loop filter connected to pin LF is designed for a loop bandwidth of $B_{Loop} = 100$ kHz. This value for B_{Loop} exhibits the best possible noise performance of the LO. Figure 4-1 shows the appropriate loop filter components to achieve the desired loop bandwidth. If the filter components are changed for any reason, please note that the maximum capacitive load at pin LF is limited. If the capacitive load is exceeded, a bit check may no longer be possible since f_{LO} cannot settle in time before the bit check starts to evaluate the incoming data stream. Self polling will also not work in that case.

 f_{LO} is determined by the RF input frequency f_{RF} and the IF frequency f_{IF} using the following formula: $f_{LO} = f_{RF} - f_{IF}$

To determine f_{LO} , the construction of the IF filter must be considered at this point. The nominal IF frequency is $f_{IF} = 1$ MHz. To achieve a good accuracy of the filter's corner frequencies, the filter is tuned by the crystal frequency f_{XTO} . This means that there is a fixed relation between f_{IF} and f_{LO} . This relation is dependent on the logic level at pin MODE.





This is described by the following formulas:

$$MODE = 0 (USA) : f_{IF} = \frac{f_{LO}}{314}$$

MODE = 1 (Europe) :
$$f_{IF} = \frac{f_{LO}}{432.92}$$

The relation is designed to achieve the nominal IF frequency of $f_{IF}=1$ MHz for most applications. For applications where $f_{RF}=315$ MHz, MODE must be set to "0". In the case of $f_{RF}=433.92$ MHz, MODE must be set to "1". For other RF frequencies, f_{IF} is not equal to 1 MHz. f_{IF} is then dependent on the logical level at pin MODE and on f_{RF} . Table 4-1 summarizes the different conditions.

The RF input either from an antenna or from a generator must be transformed to the RF input pin LNA_IN. The input impedance of that pin is provided in the electrical parameters. The parasitic board inductances and capacitances also influence the input matching. The RF receiver ATA5743 exhibits its highest sensitivity at the best signal-to-noise ratio (SNR) in the LNA. Hence, noise matching is the best choice for designing the transformation network.

A good practice when designing the network is to start with power matching. From that starting point, the values of the components can be varied to some extent to achieve the best sensitivity.

If a SAW is implemented into the input network, a mirror frequency suppression of ΔP_{Ref} = 40 dB can be achieved. There are SAWs available that exhibit a notch at Δf = 2 MHz. These SAWs work best for an intermediate frequency of f_{IF} = 1 MHz. The selectivity of the receiver is also improved by using a SAW. In typical automotive applications, a SAW is used.


Figure 4-2 on page 7 shows a typical input matching network, for f_{RF} = 315 MHz and f_{RF} = 433.92 MHz, using a SAW. Figure 4-3 on page 7 illustrates an according input matching to 50 Ω without a SAW. The input matching networks shown in Figure 4-3 on page 7 are the reference networks for the parameters given in the table "Electrical Characteristics" on page 33.

Table 4-1. Calculation of LO and IF Frequency

Conditions	Local Oscillator Frequency	Intermediate Frequency
$f_{RF} = 315 \text{ MHz}, \text{ MODE} = 0$	f _{LO} = 314 MHz	f _{IF} = 1 MHz
f _{RF} = 433.92 MHz, MODE = 1	f _{LO} = 432.92 MHz	f _{IF} = 1 MHz
300 MHz < f _{RF} < 365 MHz, MODE = 0	$f_{LO} = \frac{f_{RF}}{1 + \frac{1}{314}}$	$f_{\rm IF} = \frac{f_{\rm LO}}{314}$
365 MHz < f _{RF} < 450 MHz, MODE = 1	$f_{LO} = \frac{f_{RF}}{1 + \frac{1}{432.32}}$	$f_{IF} = \frac{f_{LO}}{432.92}$

7

Figure 4-2. Input Matching Network with SAW Filter








Figure 4-3. Input Matching Network without SAW Filter





Please notice that for all coupling conditions (see Figure 4-2 and Figure 4-3), the bond wire inductivity of the LNA ground is compensated. C3 forms a series resonance circuit together with the bond wire. $L=25~\mathrm{nH}$ is a feed inductor to establish a DC path. Its value is not critical, but must be large enough not to detune the series resonance circuit. For cost reduction this inductor can be easily printed on the PCB. This configuration improves the sensitivity of the receiver by about 1 to 2 dB.



5. Analog Signal Processing

5.1 IF Amplifier

The signals coming from the RF front-end are filtered by the fully integrated 4^{th} -order IF filter. The IF center frequency is $f_{IF} = 1$ MHz for applications where $f_{RF} = 315$ MHz or $f_{RF} = 433.92$ MHz. For other RF input frequencies refer to Table 4-1 on page 6 to determine the center frequency.

The ATA5743 is available with two different IF bandwidths. ATA5743P3, the version with $B_{\text{IF}} = 300 \text{ kHz}$, is well suited for ASK systems where Atmel's PLL transmitter U2741B is used. The receiver ATA5743P6 employs an IF bandwidth of $B_{\text{IF}} = 600 \text{ kHz}$. Both versions can be used together with the U2741B in ASK and FSK mode. If used in ASK applications, higher tolerances for the receiver and PLL transmitter crystals are allowed. SAW transmitters exhibit much higher transmit frequency tolerances compared to PLL transmitters. Generally, it is necessary to use $B_{\text{IF}} = 600 \text{ kHz}$ together with SAW transmitters.

5.2 RSSI Amplifier

The subsequent RSSI amplifier enhances the output signal of the IF amplifier before it is fed into the demodulator. The dynamic range of this amplifier is $DR_{RSSI} = 60$ dB. If the RSSI amplifier is operated within its linear range, the best SNR is maintained in ASK mode. If the dynamic range is exceeded by the transmitter signal, the SNR is defined by the ratio of the maximum RSSI output voltage and the RSSI output voltage due to a disturber. The dynamic range of the RSSI amplifier is exceeded if the power of the input signal is 60 dB higher than the sensitivity of the receiver.

In FSK mode the SNR is not affected by the dynamic range of the RSSI amplifier.

The output voltage of the RSSI amplifier is internally compared to a threshold voltage V_{Th_red} . V_{Th_red} is determined by the value of the external resistor R_{Sense} . R_{Sense} is connected between pin SENS and GND or V_S . The output of the comparator is fed into the digital control logic. By this means it is possible to operate the receiver at a lower sensitivity.

If R_{Sense} is connected to GND, the receiver operates at full sensitivity.

If R_{Sense} is connected to V_S , the receiver operates at a lower sensitivity. The reduced sensitivity is defined by the value of R_{Sense} , the maximum sensitivity by the SNR of the LNA input. The reduced sensitivity depends on the signal strength at the output of the RSSI amplifier.

Since different RF input networks may exhibit slightly different values for the LNA gain, the sensitivity values given in the electrical characteristics refer to a specific input matching. This matching is illustrated in Figure 4-3 on page 7 and exhibits the best possible sensitivity.

 R_{Sense} can be connected to V_S or GND via a microcontroller. The receiver can be switched from full sensitivity to reduced sensitivity or vice versa at any time. In polling mode, the receiver will not wake up if the RF input signal does not exceed the selected sensitivity. If the receiver is already active, the data stream at pin DATA will disappear when the input signal is lower than defined by the reduced sensitivity. Instead of the data stream, the pattern shown in Figure 5-1 on page 9 is issued at pin DATA to indicate that the receiver is still active (see Figure 6-26 on page 29).

Figure 5-1. Steady L State Limited DATA Output Pattern



5.3 FSK/ASK Demodulator and Data Filter

The signal coming from the RSSI amplifier is converted into the raw data signal by the ASK/FSK demodulator. The operating mode of the demodulator is set via the bit ASK/_FSK in the OPMODE register. Logic 'L' sets the demodulator to FSK, applying 'H' to ASK mode.

In ASK mode, an automatic threshold control circuit (ATC) is used to set the detection reference voltage to a value where a good SNR is achieved. This circuit effectively suppresses any kind of inband noise signals or competing transmitters. If the SNR (ratio to suppress inband noise signals) exceeds 10 dB, the data signal can be detected properly.

The FSK demodulator is intended to be used for an FSK deviation of 10 kHz $\leq \Delta f \leq$ 100 kHz. In FSK mode the data signal can be detected if the SNR (ratio to suppress inband noise signals) exceeds 2 dB. This value is guaranteed for all modulation schemes of a disturber signal.

The output signal of the demodulator is filtered by the data filter before it is fed into the digital signal processing circuit. The data filter improves the SNR as its passband can be adopted to the characteristics of the data signal. The data filter consists of a 1st-order high-pass and a 2nd-order low-pass filter.

The high-pass filter cut-off frequency is defined by an external capacitor connected to pin CDEM. The cut-off frequency of the high-pass filter is defined by the following formula:

$$fcu_DF = \frac{1}{2 \times \pi \times 30 \text{ k}\Omega \times CDEM}$$

In self-polling mode, the data filter must settle very rapidly to achieve a low current consumption. Therefore, CDEM cannot be increased to very high values if self-polling is used. On the other hand, CDEM must be large enough to meet the data filter requirements according to the data signal. Recommended values for CDEM are given in the electrical characteristics.

The cut-off frequency of the low-pass filter is defined by the selected baud-rate range (BR_Range). The BR_Range is defined in the OPMODE register (refer to section "Configuration of the Receiver" on page 24). The BR_Range must be set in accordance to the used baud rate.

The ATA5743 is designed to operate with data coding where the DC level of the data signal is 50%. This is valid for Manchester and Bi-phase coding. If other modulation schemes are used, the DC level should always remain within the range of $V_{DC_min} = 33\%$ and $V_{DC_max} = 66\%$. Even then, the sensitivity will be reduced by up to 2 dB.


Each BR_Range is also defined by a minimum and a maximum edge-to-edge time (t_{ee_sig}). These limits are defined in the electrical characteristics; to maintain full sensitivity of the receiver, they should not be exceeded.






5.4 Receiving Characteristics

The RF receiver ATA5743 can be operated with and without a SAW front-end filter. In a typical automotive application, a SAW filter is used to achieve better selectivity. The selectivity with and without a SAW front-end filter is illustrated in Figure 5-2. This example relates to ASK mode and the 300-kHz bandwidth version of the ATA5743. FSK mode and the 600-kHz bandwidth version of the receiver exhibit similar behavior. Note that the mirror frequency is reduced by 40 dB. The plots are printed relative to the maximum sensitivity. If a SAW filter is used, an insertion loss of about 4 dB must be considered.





When designing the system in terms of receiving bandwidth, the LO deviation must be considered as it also determines the IF center frequency. The total LO deviation is calculated to be the sum of the deviation of the crystal and the XTO deviation of the ATA5743. Low-cost crystals are specified to be within ± 100 ppm. The XTO deviation of the ATA5743 is an additional deviation due to the XTO circuit. This deviation is specified to be ± 30 ppm. If a crystal of ± 100 ppm is used, the total deviation is ± 130 ppm in that case. Note that the receiving bandwidth and the IF-filter bandwidth are equivalent in ASK mode, but not in FSK mode.

6. Polling Circuit and Control Logic

The receiver is designed to consume less than 1 mA while being sensitive to signals from a corresponding transmitter. This is achieved via the polling circuit. This circuit enables the signal path periodically for a short time. During this time the bit-check logic verifies the presence of a valid transmitter signal. Only if a valid signal is detected will the receiver remain active and transfer the data to the connected microcontroller. If there is no valid signal present, the receiver remains in sleep mode most of the time, resulting in low current consumption; this condition is called polling mode. A connected microcontroller is disabled during this time.


All relevant parameters of the polling logic can be configured by the connected microcontroller. This flexibility enables the user to meet the specifications in terms of current consumption, system response time, data rate, etc.

Regarding the number of connection wires to the microcontroller, the receiver is very flexible. It can be either operated by a single bi-directional line (to save ports to the connected microcontroller), or it can be operated by up to five uni-directional ports.

6.1 Basic Clock Cycle of the Digital Circuitry

The complete timing of the digital circuitry and the analog filtering is derived from one clock. As seen in Figure 6-1, this clock cycle T_{Clk} is derived from the crystal oscillator (XTO) in combination with a divider. The division factor is controlled by the logical state at pin MODE. As described in section "RF Front-end" on page 5, the frequency of the crystal oscillator (f_{XTO}) is defined by the RF input signal (f_{RFin}) which also defines the operating frequency of the local oscillator (f_{LO}).

Figure 6-1. Generation of the Basic Clock Cycle



Pin MODE can now be set in accordance with the desired clock cycle T_{Clk} , which controls the following application relevant parameters:

- Timing of the polling circuit including bit check
- Timing of the analog and digital signal processing
- Timing of the register programming
- · Frequency of the reset marker
- IF filter center frequency (f_{IFO})

Most applications are dominated by two transmission frequencies: $f_{Send} = 315$ MHz is mainly used in the USA, $f_{Send} = 433.92$ MHz in Europe. In order to ease the usage of all T_{Clk} -dependent parameters on these electrical characteristics, here are displayed the three conditions for each parameter.

- Application USA ($f_{XTO} = 4.90625 \text{ MHz}$, MODE = L, $T_{Clk} = 2.0383 \mu s$)
- Application Europe ($f_{XTO} = 6.76438$ MHz, MODE = H, $T_{Clk} = 2.0697$ µs)
- Other applications (T_{Clk} is dependent on f_{XTO} and on the logical state of pin MODE. The
 electrical characteristic is given as a function of T_{Clk}).

The clock cycle of some function blocks depends on the selected baud-rate range (BR_Range) which is defined in the OPMODE register. This clock cycle T_{XCIk} is defined by the following formulas for further reference:

$$\begin{array}{lll} \text{BR_Range} = & \text{BR_Range0:} & \text{$T_{\text{XClk}} = 8 \times T_{\text{Clk}}$} \\ & \text{BR_Range1:} & \text{$T_{\text{XClk}} = 4 \times T_{\text{Clk}}$} \\ & \text{BR_Range2:} & \text{$T_{\text{XClk}} = 2 \times T_{\text{Clk}}$} \\ & \text{BR_Range3:} & \text{$T_{\text{XClk}} = 1 \times T_{\text{Clk}}$} \end{array}$$





6.2 Polling Mode

As shown in Figure 6-2 on page 13, the receiver's polling mode consists of a continuous cycle of three different modes. In sleep mode, the signal processing circuitry is disabled for the time period T_{Sleep} while consuming low current of $I_S = I_{\text{Soff}}$. During the start-up period, T_{Startup} , all signal processing circuits are enabled and settled. In the following bit-check mode, the incoming data stream is analyzed bit-by-bit, looking for a valid transmitter signal. If no valid signal is present, the receiver is set back to sleep mode after the period $T_{\text{Bit-check}}$. This period varies check-by-check as it is a statistical process. An average value for $T_{\text{Bit-check}}$ is given in the electrical characteristics. During T_{Startup} and $T_{\text{Bit-check}}$, the current consumption is $I_S = I_{\text{Son}}$. The condition of the receiver is indicated on pin IC_ACTIVE.

The average current consumption in polling mode is dependent on the duty cycle of the active mode and can be calculated as:

$$I_{Spoll} = \frac{I_{Soff} \times T_{Sleep} + I_{Son} \times (T_{Startup} + T_{Bit\text{-check}})}{T_{Sleep} + T_{Startup} + T_{Bit\text{-check}}}$$

During T_{Sleep} and $T_{Startup}$, the receiver is not sensitive to a transmitter signal. To guarantee the reception of a transmitted command, the transmitter must start the telegram with an adequate preburst. The required length of the preburst depends on the polling parameters T_{Sleep} , $T_{Startup}$, $T_{Bit\text{-check}}$, and the start-up time of a connected microcontroller (T_{Start} , μ_C). Thus, $T_{Bit\text{-check}}$ depends on the actual bit rate and the number of bits ($N_{Bit\text{-check}}$) to be tested.

The following formula indicates how to calculate the preburst length.

$$T_{Preburst} \ge T_{Sleep} + T_{Startup} + T_{Bit-check} + T_{Start} \mu_C$$

6.3 Sleep Mode


The length of period T_{Sleep} is defined by the 5-bit word Sleep of the OPMODE register, the extension factor X_{Sleep} (see Table 6-8 on page 26), and the basic clock cycle T_{Clk} . It is calculated to be:

$$T_{Sleep} = Sleep \times X_{Sleep} \times 1024 \times T_{Clk}$$

In US and European applications, the maximum value of T_{Sleep} is about 60 ms if X_{Sleep} is set to "1"; the time resolution is about 2 ms in that case. The sleep time can be extended to almost half a second by setting X_{Sleep} to 8. X_{Sleep} can be set to 8 by setting bit $X_{SleepStd}$ to "1".

As seen in Table 6-7 on page 26, the highest register value of sleep sets the receiver into a permanent sleep condition. The receiver remains in that condition until another value for Sleep is programmed into the OPMODE register. This function is desirable where several devices share a single data line and may also be used for microcontroller polling – via pin POLLING/_ON, the receiver can be switched on and off.

Figure 6-2. Polling Mode Flow Chart



Sleep: 5-bit word defined by Sleep0 to Sleep4 in

OPMODE register

 X_{Sleep} : Extension factor defined by $X_{SleepStd}$

according to Table 9

 ${\rm T_{Clk}}$: Basic clock cycle defined by ${\rm f_{XTO}}$ and pin

MODE

T_{Startup}: Defined by the selected baud rate range

and T_{Clk} . The baud-rate range is defined by Baud0 and Baud1 in the OPMODE

register


 $T_{\mbox{\footnotesize Bit-check}}$: Depends on the result of the bit check

If the bit check is ok, T $_{\rm Bit\text{-}check}$ depends on the number of bits to be checked (N $_{\rm Bit\text{-}check}$), and on the utilized data rate

If the bit check fails, the average time period for that check depends on the selected baud-rate range on T_{Clk}. The baud-rate range is defined by Baud0 and Baud1 in the OPMODE register



Figure 6-3. Timing Diagram for Complete Successful Bit Check



6.3.1 Bit-check Mode


In bit-check mode the incoming data stream is examined to distinguish between a valid signal from a corresponding transmitter, and signals due to noise. This is done by subsequent time frame checks where the distances between two signal edges are continuously compared to a programmable time window. The maximum count of this edge-to-edge test before the receiver switches to receiving mode is also programmable.

6.3.2 Configuring the Bit Check

Assuming a modulation scheme that contains two edges per bit, two time frame checks verify one bit. This is valid for Manchester, Bi-phase, and most other modulation schemes. The maximum count of bits to be checked can be set to 0, 3, 6 or 9 bits via the variable $N_{\text{Bit-check}}$ in the OPMODE register. This implies 0, 6, 12 and 18 edge-to-edge checks, respectively. If $N_{\text{Bit-check}}$ is set to a higher value, the receiver is less likely to switch to receiving mode due to noise. In the presence of a valid transmitter signal, the bit check takes less time if $N_{\text{Bit-check}}$ is set to a lower value. In polling mode, the bit-check time is not dependent on $N_{\text{Bit-check}}$. Figure 6-3 shows an example where 3 bits are tested successfully and the data signal is transferred to pin DATA.

As demonstrated in Figure 6-4, the time window for the bit check is defined by two separate time limits. If the edge-to-edge time t_{ee} is between the lower bit-check limit, T_{Lim_min} , and the upper bit-check limit, T_{Lim_max} , the check will be continued. If t_{ee} is smaller than T_{Lim_min} , or t_{ee} exceeds T_{Lim_max} , the bit check will be terminated and the receiver will switch to sleep mode.

Figure 6-4. Valid Time Window for Bit Check



For best noise immunity it is recommended to use a low span between $T_{\text{Lim}_\text{min}}$ and $T_{\text{Lim}_\text{max}}$. This is achieved by using a fixed frequency at a 50% duty cycle for the transmitter preburst. For this reason, a "11111..." or a "10101..." sequence in Manchester or Bi-phase is a good choice. A good compromise between receiver sensitivity and susceptibility to noise is a time window of $\pm 25\%$ regarding the expected edge-to-edge time t_{ee} . Using preburst patterns that contain various edge-to-edge time periods, the bit-check limits must be programmed according to the required span.

The bit-check limits are determined by means of the formula below.

$$\begin{split} &T_{\text{Lim_min}} = \text{Lim_min} \times T_{\text{XClk}} \\ &T_{\text{Lim_max}} = (\text{Lim_max -1}) \times T_{\text{XClk}} \end{split}$$

Lim_min and Lim_max are defined by a 5-bit word each within the LIMIT register.

Using the above formulas, Lim_min and Lim_max can be determined according to the required T_{Lim_min} , T_{Lim_max} and T_{XClk} . The time resolution defining T_{Lim_min} and T_{Lim_max} is T_{XClk} . The minimum edge-to-edge time t_{ee} ($t_{DATA_L_min}$, $t_{DATA_H_min}$) is defined in the section "Digital Signal Processing" on page 16. The lower limit should be set to Lim_min \geq 10. The maximum value of the upper limit is Lim_max = 63.

If the calculated value for Lim_min is < 19, it is recommended to check 6 or 9 bits (N_{Bit-check}) to prevent switching to receiving mode due to noise.

Figure 6-5, Figure 6-6 and Figure 6-7 on page 16 illustrate the bit check for the bit-check limits $Lim_min = 14$ and $Lim_max = 24$. When the IC is enabled, the signal processing circuits are enabled during $T_{Startup}$. The output of the ASK/FSK demodulator (Dem_out) is undefined during that period. When the bit check becomes active, the bit-check counter is clocked with the cycle T_{XClk} .

Figure 6-5 shows how the bit check proceeds if the bit-check counter value CV_Lim is within the limits defined by Lim_min and Lim_max at the occurrence of a signal edge. In Figure 6-6 the bit check fails as the value CV_lim is lower than the limit Lim_min. The bit check also fails if CV_Lim reaches Lim_max. This is illustrated in Figure 6-7 on page 16.

Figure 6-5. Timing Diagram During Bit Check




Figure 6-6. Timing Diagram for Failed Bit Check (Condition: CV_Lim < Lim_min)









Figure 6-7. Timing Diagram for Failed Bit Check (Condition: CV_Lim ≥ Lim_max)



6.3.3 Duration of the Bit Check

If no transmitter signal is present during the bit check, the output of the ASK/FSK demodulator delivers random signals. The bit check is a statistical process and $T_{Bit\text{-}check}$ varies for each check. Therefore, an average value for $T_{Bit\text{-}check}$ is given in the electrical characteristics. $T_{Bit\text{-}check}$ depends on the selected baud-rate range and on T_{Clk} . A higher baud-rate range causes a lower value for $T_{Bit\text{-}check}$, resulting in lower current consumption in polling mode.

In the presence of a valid transmitter signal, $T_{Bit\text{-check}}$ is dependent on the frequency of that signal, f_{Sig} , and the count of the checked bits, $N_{Bit\text{-check}}$. A higher value for $N_{Bit\text{-check}}$ thereby results in a longer period for $T_{Bit\text{-check}}$, requiring a higher value for the transmitter preburst, $T_{Preburst}$.

6.3.4 Receiving Mode

If the bit check was successful for all bits specified by $N_{Bit\text{-check}}$, the receiver switches to receiving mode. As shown in Figure 6-3 on page 14, the internal data signal is then switched to pin DATA, and the data clock is available after the start bit has been detected (Figure 6-14 on page 20). A connected microcontroller can be woken up by the negative edge at pin DATA or by the data clock at pin DATA_CLK. The receiver stays in that condition until it is switched back to polling mode explicitly.

6.3.5 Digital Signal Processing

The data from the ASK/FSK demodulator (Dem_out) is digitally processed in different ways and converted into the output signal data. This processing depends on the selected baud-rate range (BR_Range). Figure 6-8 on page 17 illustrates how Dem_out is synchronized by the extended clock cycle T_{XClk} . This clock is also used for the bit-check counter. Data can change its state only after T_{XClk} has elapsed. The edge-to-edge time period t_{ee} of the Data signal, as a result, is always an integral multiple of T_{XClk} .

The minimum time period between two edges of the data signal is limited to $t_{ee} \ge T_{DATA_min}$ (see Figure 6-9 on page 17). This implies an efficient suppression of spikes at the DATA output during data reception. At the same time, it limits the maximum frequency of edges at DATA. This eases the interrupt handling of a connected microcontroller.

The maximum time period for DATA to stay Low is limited to $T_{DATA_L_max}$. This function is employed to ensure a finite response time in programming or switching off the receiver via pin DATA. $T_{DATA_L_max}$ is thereby longer than the maximum time period indicated by the transmitter data stream. Figure 6-10 on page 17 shows an example where Dem_out remains Low after the receiver has switched to receiving mode.

Figure 6-8. Synchronization of the Demodulator Output




Figure 6-9. Debouncing of the Demodulator Output





Figure 6-10. Steady L State Limited DATA Output Pattern After Transmission



After the end of a data transmission, the receiver remains active. Depending on the bit Noise_Disable in the OPMODE register, the output signal at pin DATA is high, or random noise pulses appear at pin DATA (see section "Digital Noise Suppression" on page 22). The edge-to-edge time period t_{ee} of the majority of these noise pulses is equal or slightly higher than $T_{DATA\ min}$.



6.3.6 Switching the Receiver Back to Sleep Mode

The receiver can be set back to polling mode via pin DATA or via pin POLLING/_ON.

When using pin DATA, this pin must be pulled to Low by the connected microcontroller for the period t1. Figure 6-11 illustrates the timing of the OFF command (see also Figure 6-26 on page 29). The minimum value of t1 depends on BR_Range. The maximum value for t1 is not limited, but it is recommended not to exceed the specified value to prevent erasing the reset marker. (see section "Programming the Configuration Register" on page 28) Note also that an internal reset for the OPMODE and the LIMIT register will be generated if t1 exceeds the specified values. This item is explained in more detail in the section "Configuration of the Receiver" on page 24. Setting the receiver to sleep mode via DATA is achieved by programming bit 1 to be "1" during the register configuration. Only one sync pulse (t3) is issued.

The duration of the OFF command is determined by the sum of t1, t2 and t10. After the OFF command the sleep time T_{Sleep} elapses. Note that the capacitive load at pin DATA is limited (see section "Data Interface" on page 30).

Figure 6-11. Timing Diagram of the OFF command via Pin DATA





Figure 6-12. Timing Diagram of the OFF command via Pin POLLING/_ON



19




Figure 6-13. Activating the Receiving Mode via Pin POLLING/_ON

Figure 6-12 on page 18 illustrates how to set the receiver back to polling mode via pin POLLING/_ON. The pin POLLING/_ON must be held to low for the time period t_{on2} . After the positive edge on pin POLLING/_ON and the delay t_{on3} , the polling mode is active and the sleep time T_{Sleep} elapses.

This command is faster than using pin DATA, but at the cost of an additional connection to the microcontroller.

Figure 6-13 illustrates how to set the receiver to receive mode via the pin POLLING/_ON. The pin POLLING/_ON must be held to Low. After the delay t_{on1} , the receiver changes from sleep mode to start-up mode regardless of the programmed values for T_{Sleep} and $N_{Bit\text{-check}}$. As long as POLLING/_ON is held to Low, the values for T_{Sleep} and $N_{Bit\text{-check}}$ will be ignored, but not deleted (see section "Digital Noise Suppression" on page 22).

If the receiver is polled exclusively by a microcontroller, T_{Sleep} must be programmed to 31 (permanent sleep mode). In this case, the receiver remains in sleep mode as long as POLL-ING/_ON is held to High.

6.4 Data Clock

The pin DATA_CLK makes a data shift clock available to sample the data stream into a shift register. Using this data clock, a microcontroller can easily synchronize the data stream. This clock can only be used for Manchester- and Bi-phase-coded signals.

6.4.1 Generation of the Data Clock

After a successful bit check, the receiver switches from polling mode to receiving mode and the data stream is available at pin DATA. In receiving mode, the data clock control logic (Manchester/Bi-phase demodulator) is active and examines the incoming data stream. This is done, as in the bit check, by subsequent time frame checks where the distance between two edges is continuously compared to a programmable time window. As illustrated in Figure 6-14 on page 20, only two distances between two edges in Manchester- and Bi-phase-coded signals are valid (T and 2T).

The limits for T are the same as used for the bit check. They can be programmed in the LIMIT-register (Lim_min and Lim_max, see Table 6-10 on page 27 and Table 6-11 on page 27).





The limits for 2T are calculated as follows:

Lower limit of 2T: Lim_min_2T = (Lim_min + Lim_max) - (Lim_max - Lim_min)/2 Upper limit of 2T: Lim_max_2T = (Lim_min + Lim_max) + (Lim_max - Lim_min)/2

Note: If the result for "Lim_min_2T" or "Lim_max_2T" is not an integer value, it will be rounded up. The data clock is available after the data clock control logic has detected the distance 2T (Start bit), and then issues pulses with a delay of t_{Delay} after the edges on pin DATA (see Figure 6-14).

If the data clock control logic detects a timing or logical error (Manchester code violation), as illustrated in Figure 6-15 and Figure 6-16 on page 21, it stops the output of the data clock. The receiver remains in receiving mode and starts with the bit check. If the bit check was successful and the start bit has been detected, the data clock control logic starts again with the generation of the data clock (see Figure 6-17 on page 21).

It is recommended to use the function of the data clock only in conjunction with the bit check 3, 6 or 9. If the bit check is set to 0 or the receiver is set to receiving mode via the pin POLLING/_ON, the data clock is available if the data clock control logic has detected the distance 2T (Start bit).

Note that for Bi-phase-coded signals, the data clock is issued at the end of the bit.

Figure 6-14. Timing Diagram of the Data Clock




Figure 6-15. Data Clock Disappears Because of a Timing Error




Figure 6-16. Data Clock Disappears Because of a Logical Error





Figure 6-17. Output of the Data Clock After a Successful Bit Check



The delay of the data clock is calculated as follows:

$$t_{Delay} = t_{Delay1} + t_{Delay2}$$

 t_{Delay1} is the delay between the internal signals Data_Out and Data_In. For the rising edge, t_{Delay1} depends on the capacitive load C_L at pin DATA and the external pull-up resistor R_{pup} . For the falling edge, t_{Delay1} depends additionally on the external voltage V_X (see Figure 6-18 on page 22, Figure 6-19 on page 22 and Figure 6-26 on page 29). When the level of Data_In is equal to the level of Data_Out, the data clock is issued after an additional delay t_{Delay2} .

Note that the capacitive load at pin DATA is limited. If the maximum tolerated capacitive load at pin DATA is exceeded, the data clock disappears (see section "Data Interface" on page 29).





Figure 6-18. Timing Characteristic of the Data Clock (Rising Edge on Pin DATA)





Figure 6-19. Timing Characteristic of the Data Clock (Falling Edge on Pin DATA)



6.5 Digital Noise Suppression

After a data transmission, digital noise appears on the data output (see Figure 6-20 on page 23). To prevent digital noise from keeping the connected microcontroller busy, it can be suppressed in two different ways.

6.5.1 Automatic Noise Suppression

The automatic noise suppression is illustrated in Figure 6-21 on page 23. If the bit Noise_Disable (Table 6-9 on page 26) in the OPMODE register is set to "1" (default), the receiver changes to bit-check mode at the end of a valid data stream. The digital noise is suppressed and the level at pin DATA is High in that case. The receiver changes back to receiving mode, if the bit check was successful.

This way of suppressing the noise is recommended if the data stream is Manchester or Bi-phase coded and is active after power on.

Figure 6-22 on page 23 illustrates the behavior of the data output at the end of a data stream. Note that if the last period of the data stream is a high period (rising edge to falling edge), a pulse occurs on pin DATA. The length of the pulse depends on the selected baud-rate range.

Figure 6-20. Output of Digital Noise at the End of the Data Stream




Figure 6-21. Automatic Noise Suppression





Figure 6-22. Occurrence of a Pulse at the End of the Data Stream



6.5.2 Controlled Noise Suppression by the Microcontroller


The controlled noise suppressionis illustrated in Figure 6-23 on page 24. If the bit Noise_Disable (see Table 6-9 on page 26) in the OPMODE register is set to "0", digital noise appears at the end of a valid data stream. To suppress the noise, the pin POLLING/_ON must be set to Low. The receiver remains in receiving mode. Then, the OFF command causes the change to the start-up mode. The programmed sleep time (see Table 6-7 on page 26) will not be executed because the level at pin POLLING/_ON is Low, but the bit check is active. The OFF command activates the bit check also if the pin POLLING/_ON is held to Low. The receiver changes back to receiving mode if the bit check was successful. To activate the polling mode at the end of the data transmission, the pin POLLING/_ON must be set to High.

This way of suppressing the noise is recommended if the data stream is not Manchester or Bi-phase coded.





Figure 6-23. Controlled Noise Suppression



6.6 Configuration of the Receiver

The ATA5743 receiver is configured via two 12-bit RAM registers called OPMODE and LIMIT. The registers can be programmed by means of the bi-directional DATA port. If the register contents have changed due to a voltage drop, this condition is indicated by a certain output pattern called reset marker (RM). The receiver must be reprogrammed in that case. After a power-on reset (POR), the registers are set to default mode. If the receiver is operated in default mode, there is no need to program the registers. Table 6-3 on page 25 shows the structure of the registers. As seen in Table 6-1, bit 1 defines if the receiver is set back to polling mode via the OFF command (see section "Receiving Mode" on page 16) or if it is programmed. Bit 2 represents the register address. It selects the appropriate register to be programmed. To get a high programming reliability, bit 15 (Stop bit), at the end of the programming operation, must be set to "0".

Table 6-1. Effect of Bit 1 and Bit 2 on Programming the Registers

Bit 1	Bit 2	Action				
1	х	The receiver is set back to polling mode (OFF command)				
0	1	The OPMODE register is programmed				
0	0	The LIMIT register is programmed				

Table 6-2. Effect of Bit 15 on Programming the Register

Bit 15	Action
0	The values will be written into the register (OPMODE or LIMIT)
1	The values will not be written into the register

Table 6-3. Effect of the Configuration Words Within the Registers

Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15
OFF command														
1														
	OPMODE register													
0	4	BR_Range		N _{Bit-}	N _{Bit-check} Modu-lat ion		Sleep			X Sleep	Noise Suppression	0		
0		Baud1	Baud0	BitChk1	BitChk0	ASK/_ FSK	Sleep4	Sleep3	Sleep2	Sleep1	Sleep0	X _{SleepStd}	Noise_ Disable	
	t values 3 to 14	0	0	0	1	0	0	0	1	1	0	0	1	
							LIMIT reg	ister						
				Lim_	min			Lim_max						
0	0	Lim_ min5	Lim_ min4	Lim_ min3	Lim_ min2	Lim_ min1	Lim_ min0	Lim_ max5	Lim_ max4	Lim_ max3	Lim_ max2	Lim_ max1	Lim_max0	0
	t values 3 to 14	0	1	0	1	0	1	1	0	1	0	0	1	

Table 6-4 on page 25 to Table 6-11 on page 27 illustrate the effect of the individual configuration words. The default configuration is highlighted for each word.

BR_Range sets the appropriate baud-rate range and simultaneously defines XLim. XLim is used to define the bit-check limits $T_{\text{Lim_min}}$ and $T_{\text{Lim_max}}$ as shown in Table 6-10 on page 27 and Table 6-11 on page 27.

Table 6-4. Effect of the Configuration Word BR_Range

BR_Range					
Baud1 Baud0		Baud-Rate Range/Extension Factor for Bit-Check Limits (XLim)			
0 0		BR_Range0 (application USA/Europe: BR_Range0 = 1.0 kBaud to 1.8 kBaud) XLim = 8 (default)			
0	1	BR_Range1 (application USA/Europe: BR_Range1 = 1.8 kBaud to 3.2 kBaud) XLim = 4			
1	0	BR_Range2 (application USA/Europe: BR_Range2 = 3.2 kBaud to 5.6 kBaud) XLim = 2			
1	1	BR_Range3 (application USA/Europe: BR_Range3 = 5.6 kBaud to 10 kBaud) XLim = 1			

 Table 6-5.
 Effect of the Configuration Word N_{Bit-check}

N _E	Bit-check	
BitChk1	BitChk0	Number of Bits to be Checked
0	0	0
0	1	3 (default)
1	0	6
1	1	9





 Table 6-6.
 Effect of the Configuration Bit Modulation

Modulation	Selected Modulation
ASK/_FSK	
0	FSK (default)
1	ASK

 Table 6-7.
 Effect of the Configuration Word Sleep

		Sleep			Start Value for Sleep Counter
Sleep4	Sleep3	Sleep2	Sleep1	Sleep0	$(T_{Sleep} = Sleep \times X_{Sleep} \times 1024 \times T_{Clk})$
0	0	0	0	0	0 (Receiver is continuously polling until a valid signal occurs)
0	0	0	0	1	1 (T _{Sleep} ≈ 2 ms for X _{Sleep} = 1 in US-/European applications)
0	0	0	1	0	2
0	0	0	1	1	3
0	0	1	1	0	6 (USA: $T_{Sleep} = 12.52$ ms, Europe: $T_{Sleep} = 12.72$ ms) (default)
1	1	1	0	1	29
1	1	1	1	0	30
1	1	1	1	1	31 (Permanent sleep mode)

Table 6-8. Effect of the Configuration Bit X_{Sleep}

X _{Sleep}	Extension Factor for Sleep Time $(T_{Sleep} = Sleep \times X_{Sleep} \times 1024 \times T_{Clk})$			
0	1 (default)			
1	8			

 Table 6-9.
 Effect of the Configuration Bit Noise Suppression

Noise Suppression	
Noise_Disable	Suppression of the Digital Noise at Pin DATA
0	Noise suppression is inactive
1	Noise suppression is active (default)

Table 6-10. Effect of the Configuration Word Lim_min

	Lim_min	⁽¹⁾ (Lim_min <	Lower Limit Value for Bit Check			
Lim_min5	Lim_min4	Lim_min3	Lim_min2	Lim_min1	Lim_min0	$(T_{Lim_min} = Lim_min \times Lim \times T_{Clk})$
0	0	1	0	1	0	10
0	0	1	0	1	1	11
0	0	1	1	0	0	12
0	1	0	1	0	1	21 (default) USA: T _{Lim_min} = 342 μs, Europe: T _{Lim_min} = 348 μs)
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

Note: 1. Lim_min is also used to determine the margins of the data clock control logic (see section "Data Clock" on page 19).

Table 6-11. Effect of the Configuration Word Lim_max

	Lim_max	(1) (Lim_max	< 12 Is Not Ap	oplicable)		Upper Limit Value for Bit Check
Lim_max 5	Lim_max 4	Lim_max 3	Lim_max 2	Lim_max 1	Lim_max 0	$(T_{Lim_max} = (Lim_max - 1) \times XLim \times T_{Clk})$
0	0	1	1	0	0	12
0	0	1	1	0	1	13
0	0	1	1	1	0	14
1	0	1	0	0	1	41 (default) USA: $T_{Lim_max} = 652 \mu s$, Europe: $T_{Lim_max} = 662 \mu s$)
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

Note: 1. Lim_max is also used to determine the margins of the data clock control logic (see section "Data Clock" on page 19).

6.6.1 Conservation of the Register Information

The ATA5743 has integrated power-on reset and brown-out detection circuitry to provide a mechanism to preserve the RAM register information.

As seen in Figure 6-24 on page 28, a power-on reset (POR) is generated if the supply voltage V_S drops below the threshold voltage $V_{ThReset}$. The default parameters are programmed into the configuration registers in that condition. Once V_S exceeds $V_{ThReset}$ the POR is cancelled after the minimum reset period t_{Rst} . A POR is also generated when the supply voltage of the receiver is turned on.

To indicate that condition, the receiver displays a reset marker (RM) at pin DATA after a reset. The RM is represented by the fixed frequency f_{RM} at a 50% duty-cycle. RM can be cancelled via a Low pulse t1 at pin DATA.






The RM implies the following characteristics:

- f_{RM} is lower than the lowest feasible frequency of a data signal. By this means, RM cannot be misinterpreted by the connected microcontroller.
- If the receiver is set back to polling mode via pin DATA, RM cannot be cancelled by accident if t1 is applied according to the proposal in the section "Programming the Configuration Register" on page 28.

By means of that mechanism the receiver cannot lose its register information without communicating that condition via the reset marker RM.

Figure 6-24. Generation of the Power-on Reset



6.6.2 Programming the Configuration Register

Figure 6-25. Timing of the Register Programming





Figure 6-26. Data Interface



The configuration registers are programmed serially via the bi-directional data line as demonstrated in Figure 6-25 on page 28 and Figure 6-26.

To start programming, the microcontroller pulls the serial data line DATA to Low for the time period t1. When DATA has been released, the receiver becomes the master device. When the programming delay period t2 has elapsed, it emits 15 subsequent synchronization pulses with the pulse length t3. After each of these pulses, a programming window occurs. The delay until the program window starts is determined by t4, the duration is defined by t5. Within the programming window, the individual bits are set. If the microcontroller pulls down pin DATA for the time period t7 during t5, the appropriate bit is set to "0". If no programming pulse t7 is issued, this bit is set to "1". All 15 bits are subsequently programmed this way. The time frame to program a bit is defined by t6.

Bit 15 is followed by the equivalent time window t9. During this window, the equivalent acknowledge pulse t8 (E_Ack) occurs if the just programmed mode word is equivalent to the mode word that was already stored in that register. E_Ack should be used to verify that the mode word was correctly transferred to the register; in order to do this, the register must be programmed twice.

Programming of a register is possible with the receiver in either sleep mode or in active mode.

During programming, the LNA, LO, low-pass filter IF-amplifier, and the FSK/ASK Manchester demodulator are disabled.

The programming start pulse t1 initiates the programming of the configuration registers. If bit 1 is set to "1", it represents the OFF command to set the receiver back to polling mode immediately. For the length of the programming start pulse t1, the following convention should be considered:

• $t1(min) < t1 < 5632 \times T_{Clk}$: t1(min) is the minimum specified value for the relevant BR_Range Similarly, programming the OFF command is initiated if the receiver is not in reset mode. If the receiver is in reset mode, programming the OFF command is not initiated and the reset marker (RM) is still present at pin DATA.

This period is generally used to switch the receiver to polling mode or to start the programming of a register. In reset condition, RM can not be cancelled by accident.

•
$$t1 > 7936 \times T_{Clk}$$

Programming registers or the OFF command is initiated in any case. The registers OPMODE and LIMIT are set to the default values. RM is cancelled if present.





This period is used if the connected microcontroller detected RM. If the receiver operates in default mode, this time period for t1 can generally be used.

Note that the capacitive load at pin DATA is limited.

6.6.3 Data Interface

The data interface (see Figure 6-26 on page 29) is designed for automotive requirements. It can be connected via the pull-up resistor R_{pup} up to 20 V and is short-circuit protected.

The applicable pull-up resistor R_{pup} depends on the load capacity C_L at pin DATA and the selected BR_range (see Table 6-12). More detailed information about the calculation of the maximum load capacity at pin DATA is given in the separate document "Application Note RKE Design Kit (U2741B, U3741BM)". The internal circuitry with respect to the pin DATA is similar in ATA5743 and U3741BM.

Table 6-12. Applicable R_{pup}

	BR_range	Applicable R _{pup}
	В0	1.6 k Ω to 47 k Ω
C <1 nE	B1	1.6 kΩ to 22 kΩ
C _L ≤1 nF	B2	1.6 kΩ to 12 kΩ
	В3	1.6 kΩ to 5.6 kΩ
	В0	1.6 kΩ to 470 kΩ
C <100 nE	B1	1.6 kΩ to 220 kΩ
C _L ≤100 pF	B2	1.6 kΩ to 120 kΩ
	В3	1.6 kΩ to 56 kΩ

Figure 6-27. Application Circuit: f_{RF} = 433.92 MHz without SAW Filter




Figure 6-28. Application Circuit: $f_{RF} = 315$ MHz without SAW Filter




Figure 6-29. Application Circuit: $f_{RF} = 433.92$ MHz with SAW Filter







Figure 6-30. Application Circuit: $f_{RF} = 315$ MHz with SAW Filter



7. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Min.	Max.	Unit
Supply voltage	V _S		6	V
Power dissipation	P _{tot}		1000	mW
Junction temperature	T _j		150	°C
Storage temperature	T _{stg}	-55	+125	°C
Ambient temperature	T _{amb}	-40	+105	°C
Maximum input level, input matched to 50Ω	P _{in_max}		10	dBm

8. Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient	R _{thJA}	100	K/W

9. Electrical Characteristics

				38 MH: MODE:			325 MHz MODE:		Variab	le Osc	illator	
Parameter	Test Conditions	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Basic Clock Cyc	cle of the Digital Circ	uitry										
Basic clock cycle	MODE = 0 (USA) MODE = 1 (Europe)	T _{Clk}	2.0697		2.0697	2.0383		2.0383	1/f _{XTO} /10 1/f _{XTO} /14		1/f _{XTO} /10 1/f _{XTO} /14	μs μs
Extended basic clock cycle	BR_Range0 BR_Range1 BR_Range2 BR_Range3	T _{XClk}	16.6 8.3 4.1 2.1		16.6 8.3 4.1 2.1	16.3 8.2 4.1 2.0		16.3 8.2 4.1 2.0	$\begin{array}{c} 8 \times \ T_{Clk} \\ 4 \times \ T_{Clk} \\ 2 \times \ T_{Clk} \\ 1 \times \ T_{Clk} \end{array}$		$8 \times T_{Clk} \\ 4 \times T_{Clk} \\ 2 \times T_{Clk} \\ 1 \times T_{Clk}$	μs μs μs μs
Polling Mode					1				-	l .	-	
Sleep time (see Figure 6-2, Figure 6-11, and Figure 6-25)	Sleep and X _{Sleep} are defined in the OPMODE register	T _{Sleep}	Sleep \times $X_{Sleep} \times$ $1024 \times$ 2.0697		Sleep \times $X_{Sleep} \times 1024 \times 2.0697$	Sleep \times X _{Sleep} \times 1024 \times 2.0383		Sleep \times $X_{Sleep} \times$ $1024 \times$ 2.0383	$\begin{array}{c} \text{Sleep} \times \text{X}_{\text{Sleep}} \\ \times \text{ 1024} \times \text{T}_{\text{Clk}} \end{array}$		$Sleep \times \\ X_{Sleep} \times 1024 \\ \times T_{Clk}$	ms
Start-up time (see Figure 6-2 and Figure 6-3)	BR_Range0 BR_Range1 BR_Range2 BR_Range3	T _{Startup}	1855 1061 1061 663		1855 1061 1061 663	1827 1045 1045 653		1827 1045 1045 653	896.5 512.5 512.5 320.5 × T _{Clk}		896.5 512.5 512.5 320.5 × T _{Clk}	μs μs μs μs
Time for bit check (see Figure 6-2)	Average bit-check time while polling, no RF applied (see Figure 6-6, and Figure 6-7) BR_Range0 BR_Range1 BR_Range2 BR_Range3	T _{Bit-check}		0.45 0.24 0.14 0.08			0.45 0.24 0.14 0.08					ms ms ms ms
rigule 0-2)	$\begin{aligned} & \text{Bit-check time for a} \\ & \text{valid input signal f}_{\text{Sig}}, \\ & \text{(see Figure 6-3)} \\ & N_{\text{Bit-check}} = 0 \\ & N_{\text{Bit-check}} = 3 \\ & N_{\text{Bit-check}} = 6 \\ & N_{\text{Bit-check}} = 9 \end{aligned}$	T _{Bit-check}	3/f _{Sig} 6/f _{Sig} 9/f _{Sig}		3.5/f _{Sig} 6.5/f _{Sig} 9.5/f _{Sig}	3/f _{Sig} 6/f _{Sig} 9/f _{Sig}		3.5/f _{Sig} 6.5/f _{Sig} 9.5/f _{Sig}	$\begin{array}{c} 1 \times T_{\text{XClk}} \\ 3 / f_{\text{Sig}} \\ 6 / f_{\text{Sig}} \\ 9 / f_{\text{Sig}} \end{array}$		$\begin{array}{c} 1\times T_{\text{Clk}} \\ 3.5/f_{\text{Sig}} \\ 6.5/f_{\text{Sig}} \\ 9.5/f_{\text{Sig}} \end{array}$	ms ms ms
Receiving Mode	•											
Intermediate frequency	MODE = 0 (USA) MODE = 1 (Europe)	f _{IF}		1.0			1.0		f _{XTO}	× 64/3 64/43	314 32.92	MHz MHz
Baud-rate range	BR_Range0 BR_Range1 BR_Range2 BR_Range3	BR_Range	1.0 1.8 3.2 5.6		1.8 3.2 5.6 10.0	1.0 1.8 3.2 5.6		1.8 3.2 5.6 10.0	BR_Rang BR_Rang	BR_Range0 × 2 μs/T _{Clk} BR_Range1 × 2 μs/T _{Clk} BR_Range2 × 2 μs/T _{Clk} BR_Range3 × 2 μs/T _{Clk}		kBaud kBaud kBaud kBaud
Minimum time period between edges at pin DATA (see Figure 5-1, Figure 6-9 and Figure 6-10, with the exception of parameter T _{Pulse})	BR_Range = BR_Range0 BR_Range1 BR_Range2 BR_Range3	t _{DATA-min}	165 83 41.4 20.7		165 83 41.4 20.7	163 81 40.7 20.4		163 81 40.7 20.4	$\begin{array}{c} 10 \times \ T_{XClk} \\ 10 \times \ T_{XClk} \\ 10 \times \ T_{XClk} \\ 10 \times \ T_{XClk} \end{array}$		$\begin{array}{c} 10 \times T_{XClk} \\ 10 \times T_{XClk} \\ 10 \times T_{XClk} \\ 10 \times T_{XClk} \end{array}$	μs μs μs μs





				38 MHz MODE:			325 MHz MODE: (Variab	le Osc	illator	
Parameter	Test Conditions	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Maximum Low period at pin DATA (see Figure 5-1 and Figure 6-10)	BR_Range = BR_Range0 BR_Range1 BR_Range2 BR_Range3	t _{DATA_L_max}	2152 1076 538 270		2152 1076 538 270	2120 1060 530 265		2120 1060 530 265	$\begin{array}{c} 130 \times \ T_{XClk} \\ 130 \times \ T_{XClk} \\ 130 \times \ T_{XClk} \\ 130 \times \ T_{XClk} \end{array}$		$\begin{array}{c} 130 \times \ T_{XClk} \\ 130 \times \ T_{XClk} \\ 130 \times \ T_{XClk} \\ 130 \times \ T_{XClk} \end{array}$	μs μs μs μs
Delay to activate the start-up mode (see Figure 6-13)		T _{on1}	19.7		21.8	19.4		21.5	9.5 × T _{Clk}		10.5 × T _{Clk}	μs
OFF command at pin POLLING/_ON (see Figure 6-12)		T _{on2}	16.6			16.4			8× T _{Clk}			μs
Delay to activate the sleep mode (see Figure 6-12)		T _{on3}	17.6		19.7	17.4		19.4	8.5 × T _{Clk}		9.5 × T _{Clk}	μs
Pulse on pin DATA at the end of a data stream (see Figure 6-22)	BR_Range = BR_Range0 BR_Range1 BR_Range2 BR_Range3	T _{Pulse}	16.6 8.3 4.1 2.1		16.6 8.3 4.1 2.1	16.3 8.2 4.1 2.0		16.3 8.2 4.1 2.0	$8 \times T_{Clk} \\ 4 \times T_{Clk} \\ 2 \times T_{Clk} \\ 1 \times T_{Clk}$		$8 \times T_{Clk} \\ 4 \times T_{Clk} \\ 2 \times T_{Clk} \\ 1 \times T_{Clk}$	μs μs μs μs
Configuration o	f the Receiver											
Frequency of the reset marker	(see Figure 6-23)	f _{RM}	117.9		117.9	119.8		119.8	1 4096 × T _{Clk}		$\frac{1}{4096 \times T_{Clk}}$	Hz
Programming start pulse (see Figure 6-11 and Figure 6-25)	BR_Range = BR_Range0 BR_Range1 BR_Range2 BR_Range3 after POR	t1	3367 2277 1735 1464 16.43		11650 11650 11650 11650	3311 2243 1709 1442 16.18		11470 11470 11470 11470	$\begin{array}{c} 1624 \times \ T_{Clk} \\ 1100 \times \ T_{Clk} \\ 838 \times \ T_{Clk} \\ 707 \times \ T_{Clk} \\ 7936 \times \ T_{Clk} \end{array}$		$\begin{array}{c} 5632 \times \ T_{Clk} \\ 5632 \times \ T_{Clk} \\ 5632 \times \ T_{Clk} \\ 5632 \times \ T_{Clk} \end{array}$	μs μs μs μs μs
Programming delay period		t2	795		798	783		786	384.5 × T _{Clk}		385.5 × T _{Clk}	μs
Synchronization pulse	(see Figure 6-11 and	t3	265		265	261		261	128 × T _{Clk}		128 × T _{Clk}	μs
Delay until the programming window starts	Figure 6-25)	t4	131		131	129		129	63.5 × T _{Clk}		63.5 × T _{Clk}	μs
Programming window		t5	530		530	522		522	256 × T _{Clk}		256 × T _{Clk}	μs

				38 MHz MODE:			25 MHz MODE: (Variab	le Osc	illator	
Parameter	Test Conditions	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Time frame of a bit (see Figure 6-25)		t6	1060		1060	1044		1044	512 × T _{Clk}		512 × T _{Clk}	μs
Programming pulse (see Figure 6-11 and Figure 6-25)		t7	132		529	130		521	64 × T _{Clk}		256 × T _{Clk}	μs
Equivalent acknowledge pulse: E_Ack (see Figure 6-25)		t8	265		265	261		261	128 × T _{Clk}		128 × T _{Clk}	μѕ
Equivalent time window (see Figure 6-25)		t9	534		534	526		526	258 × T _{Clk}		258 × T _{Clk}	μs
OFF bit programming window (see Figure 6-11)		t10	930		930	916		916	449.5 × T _{Clk}		449.5 × T _{Clk}	μs
Data Clock									•		II.	
Minimum delay time between edge at DATA and DATA_CLK (see Figure 6-18 and Figure 6-19)		t _{Delay2}	0 0 0 0		16.6 8.3 4.15 2.07	0 0 0 0		16.3 8.2 4.08 2.04	0 0 0 0		$\begin{array}{c} 1 \times T_{XClk} \\ 1 \times T_{XClk} \\ 1 \times T_{XClk} \\ 1 \times T_{XClk} \end{array}$	hs hs hs
Pulse width of negative pulse at pin DATA_CLK (see Figure 6-18 and Figure 6-19)	BR_Range0 BR_Range1	t _{P_DATA_CLK}	66.2 33.1 16.56 8.3		66.2 33.1 16.56 8.3	65.2 32.6 16.3 8.2		65.2 32.6 16.3 8.2	$\begin{array}{c} 4 \times T_{\text{XClk}} \\ 4 \times T_{\text{XClk}} \\ 4 \times T_{\text{XClk}} \\ 4 \times T_{\text{XClk}} \end{array}$		$\begin{array}{c} 4 \times T_{\text{XClk}} \\ 4 \times T_{\text{XClk}} \\ 4 \times T_{\text{XClk}} \\ 4 \times T_{\text{XClk}} \end{array}$	hs hs





Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
	Sleep mode (XTO and polling logic active)	IS _{off}		170	276	μA
Current consumption	IC active (start-up-, bit check-, receiving mode) pin DATA = H FSK ASK	IS _{on}		7.5 7.1	9.1 8.7	mA mA
LNA Mixer (Input Matched Accordi	ng to Figure 4-3)					T
Third-order intercept point	LNA/mixer/IF amplifier	IIP3		-28		dBm
LO spurious emission at RF _{In}	Required according to I-ETS 300220	IS _{LORF}		-73	-57	dBm
Noise figure LNA and mixer (DSB)		NF		7		dB
LNA_IN input impedance	at 433.92 MHz at 315 MHz	Zi_{LNA_IN}		1.0 1.56 1.3 1.0		$k\Omega \parallel pF$ $k\Omega \parallel pF$
1 dB compression point (LNA, mixer, IF amplifier)	Referred to RF _{in}	IP _{1db}		-40		dBm
Maximum input level	BER ≤10 ⁻³ FSK mode ASK mode	P _{in_max}			-22 -20	dBm dBm
Local Oscillator						1
Operating frequency range VCO		f _{VCO}	299		449	MHz
Phase noise VCO/LO	f _{osc} = 432.92 MHz At 1 MHz At 10 MHz	L(fm)		-93 -113	-90 -110	dBC/Hz dBC/Hz
Spurs of the VCO	At ±f _{XTO}			-55	-47	dBC
VCO gain		K _{VCO}		190		MHz/V
Loop bandwidth of the PLL	For best LO noise (design parameter) R1 = 820Ω C9 = 4.7 nF C10 = 1 nF	B _{Loop}		100		kHz
Capacitive load at pin LF	The capacitive load at pin LF is limited if bit check is used. The limitation therefore also applies to self-polling.	C_{LF_tot}			10	nF
XTO operating frequency	XTO crystal frequency appropriate load capacitance must be connected to XTAL $f_{\text{XTAL}} = 6.764375 \text{ MHz}$ (EU) $f_{\text{XTAL}} = 4.90625 \text{ MHz}$ (US)	f _{XTO}	-30 ppm	f _{XTAL}	+30 ppm	MHz
Series resonance resistor of the crystal	$f_{XTO} = 6.764 \text{ MHz}$ $f_{XTO} = 4.906 \text{ MHz}$	R_S			150 220	Ω Ω
Static capacitance at pin XTO to GND		C ₀			6.5	pF

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Analog Signal Processing						
Input sensitivity ASK 300 kHz IF-filter	Input matched according to Figure 4-3 ASK (level of carrier) BER \leq 10 ⁻³ , BW = 300 kHz f_{in} = 433.92 MHz/315 MHz V_S = 5V, T_{amb} = 25° C, f_{IF} = 1 MHz BR_Range0 BR_Range1 BR_Range2 BR_Range3	P _{Ref_ASK}	-109 -107 -106 -104	-111 -109 -108 -106	-113 -111 -110 -108	dBm dBm dBm dBm
Input sensitivity ASK 600 kHz IF-filter	Input matched according to Figure 4-3 ASK (level of carrier) BER \leq 10 ⁻³ , BW = 600kHz f_{in} = 433.92 MHz/315 MHz V_S = 5V, T_{amb} = 25°C, f_{IF} = 1 MHz BR_Range0 BR_Range1 BR_Range2 BR_Range3	P _{Ref_ASK}	-108 -106.5 -106 -104	-110 -108.5 -108 -106	-112 -110.5 -110 -108	dBm dBm dBm dBm
Sensitivity variation ASK for the full operating range compared to $T_{amb} = 25^{\circ}C$, $V_{S} = 5V$	300 kHz and 600 kHz version $ f_{in} = 433.92 \text{ MHz/}315 \text{ MHz} $ $ f_{IF} = 1 \text{ MHz}, P_{ASK} = P_{Ref_ASK} + \Delta P_{Ref} $	ΔP_{Ref}	+2.5		-1.5	dB
Sensitivity variation ASK for full operating range including IF-filter	300 kHz version $f_{in} = 433.92 \text{ MHz/}315 \text{ MHz}$ $f_{IF} = 0.89 \text{ MHz to 1.11 MHz}$ $f_{IF} = 0.86 \text{ MHz to 1.14 MHz}$ $P_{ASK} = P_{Ref_ASK} + \Delta P_{Ref}$	ΔP_{Ref}	+5.5 +7.5		-1.5 -1.5	dB dB
compared to T _{amb} = 25°C, V _S = 5V	$\begin{array}{l} 600 \text{ kHz version} \\ f_{\text{in}} = 433.92 \text{ MHz/}315 \text{ MHz} \\ f_{\text{IF}} = 0.79 \text{ MHz to 1.21 MHz} \\ f_{\text{IF}} = 0.73 \text{ MHz to 1.27 MHz} \\ P_{\text{ASK}} = P_{\text{Ref ASK}} + \Delta P_{\text{Ref}} \end{array}$	ΔP_{Ref}	+5.5 +7.5		-1.5 -1.5	dB dB





Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
	Input matched according to Figure 4-3 BER \leq 10 ⁻³ , BW = 300 kHz f_{in} = 433.92 MHz/315 MHz V_S = 5V, T_{amb} = 25°C f_{IF} = 1 MHz					
Input sensitivity FSK	BR_Range0 df = ±16 kHz df = ±10 kHz to ±30 kHz	P _{Ref_FSK}	-101 -99	-104	-105.5 -105.5	dBm dBm
300 kHz IF-filter	BR_Range1 df = ±16 kHz df = ±10 kHz to ±30 kHz	P _{Ref_FSK}	-99 -97	-102	-103.5 -103.5	dBm dBm
	BR_Range2 df = ±16 kHz df = ±10 kHz to ±30 kHz	P _{Ref_FSK}	-97.5 -95.5	-100.5	-102 -102	dBm dBm
	BR_Range3 df = ±16 kHz df = ±10 kHz to ±30 kHz	P _{Ref_FSK}	-95.5 -93.5	-98.5	-100 -100	dBm dBm
	Input matched according to Figure 4-3 BER \leq 10 ⁻³ , BW = 600 kHz f_{in} = 433.92 MHz/315 MHz V_S = 5V, T_{amb} = 25° C f_{IF} = 1 MHz					
Input sensitivity FSK	BR_Range0 df = ±16 kHz df = ±10 kHz to ±100 kHz	P _{Ref_FSK}	-101 -99	-104	-105.5 -105.5	dBm dBm
600 kHz IF-filter	BR_Range1 df = ±16 kHz df = ±10 kHz to ±100 kHz	P _{Ref_FSK}	-99 -97	-102	-103.5 -103.5	dBm dBm
	BR_Range2 df = ±16 kHz df = ±10 kHz to ±100 kHz	P _{Ref_FSK}	-97.5 -95.5	-100.5	-102 -102	dBm dBm
	BR_Range3 df = ±16 kHz df = ±10 kHz to ±100 kHz	P _{Ref_FSK}	-95.5 -93.5	-98.5	-100 -100	dBm dBm
Sensitivity variation FSK for the full operating range compared to $T_{amb} = 25$ °C, $V_{S} = 5$ V	300 kHz and 600 kHz version f_{in} = 433.92 MHz/315 MHz f_{IF} = 1 MHz P_{FSK} = P_{Ref} _FSK + ΔP_{Ref}	ΔP_{Ref}	+3		-1.5	dB

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Sensitivity variation FSK for the full	300 kHz version $f_{in} = 433.92 \text{ MHz/ } 315 \text{ MHz}$ $f_{IF} = 0.89 \text{ MHz to } 1.11 \text{ MHz}$ $f_{IF} = 0.86 \text{ MHz to } 1.14 \text{ MHz}$ $f_{IF} = 0.82 \text{ MHz to } 1.18 \text{ MHz}$ $P_{FSK} = P_{Ref_FSK} + \Delta P_{Ref}$	ΔP_{Ref}	+6 +8 +11		-2 -2 -2	dB dB dB
operating range including IF-filter compared to $T_{amb} = 25^{\circ}C$, $V_{S} = 5V$	$600 \text{ kHz version} \\ f_{\text{in}} = 433.92 \text{ MHz/ } 315 \text{ MHz} \\ f_{\text{IF}} = 0.85 \text{ MHz to } 1.15 \text{ MHz} \\ f_{\text{IF}} = 0.80 \text{ MHz to } 1.20 \text{ MHz} \\ f_{\text{IF}} = 0.74 \text{ MHz to } 1.26 \text{ MHz} \\ P_{\text{FSK}} = P_{\text{Ref_FSK}} + \Delta P_{\text{Ref}}$	ΔP_{Ref}	+6 +8 +11		-2 -2 -2	dB dB dB
SNR to suppress inband noise signals. Noise signals may have any modulation scheme	ASK mode FSK mode	SNR _{ASK} SNR _{FSK}			12 3	dB dB
Dynamic range RSSI ampl.		DR _{RSSI}		60		dB
Lower cut-off frequency of the data filter	$f_{cu_DF} = \frac{33 \text{ nF}}{2 \times \pi \times 30 \text{ k}\Omega \times \text{CDEM}}$	f _{cu_DF}	0.11	0.16	0.20	kHz
Recommended CDEM for best performance	BR_Range0 (default) BR_Range1 BR_Range2 BR_Range3	CDEM		39 22 12 8.2		nF nF nF
Edge-to-edge time period of the input data signal for full sensitivity	BR_Range0 (default) BR_Range1 BR_Range2 BR_Range3	t _{ee_sig}	270 156 89 50		1000 560 320 180	μs μs μs μs
Upper cut-off frequency data filter	Upper cut-off frequency programmable in 4 ranges via a serial mode word BR_Range0 (default) BR_Range1 BR_Range2 BR_Range3	f _u	2.8 4.8 8.0 15.0	3.4 6.0 10.0 19.0	4.0 7.2 12.0 23.0	kHz kHz kHz kHz
	R _{Sense} connected from pin SENS to V _S , input matched according to Figure 4-3					dBm (peak level)
	R_{Sense} = 56 k Ω , f_{in} = 433.92 MHz, at BW = 300 kHz at BW = 600 kHz	P _{Ref_Red}	-71 -67	-76 -72	-81 -77	dBm dBm
Reduced sensitivity	R_{Sense} = 100 k Ω , f_{in} = 433.92 MHz, at BW = 300 kHz at BW = 600 kHz		-80 -76	-85 -81	-90 -86	dBm dBm
	$R_{Sense} = 56 \text{ k}\Omega, f_{in} = 315 \text{ MHz},$ at BW = 300 kHz at BW = 600 kHz		-72 -68	-77 -73	-82 -78	dBm dBm
	R_{Sense} = 100 k Ω , f_{in} = 315 MHz, at BW = 300 kHz at BW = 600 kHz		-81 -77	-86 -82	-91 -87	dBm dBm







Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Reduced sensitivity variation over full operating range	$\begin{aligned} R_{Sense} &= 56 \text{ k}\Omega \\ R_{Sense} &= 100 \text{ k}\Omega \\ P_{Red} &= P_{Ref_Red} + \Delta P_{Red} \end{aligned}$	ΔP_Red	5 6	0	0	dB dB
Reduced sensitivity variation for different values of R_{Sense}	Values relative to $R_{Sense} = 56 \text{ k}\Omega$ $R_{Sense} = 56 \text{ k}\Omega$ $R_{Sense} = 68 \text{ k}\Omega$ $R_{Sense} = 82 \text{ k}\Omega$ $R_{Sense} = 100 \text{ k}\Omega$ $R_{Sense} = 120 \text{ k}\Omega$ $R_{Sense} = 150 \text{ k}\Omega$ $R_{Sense} = P_{Ref_Red} + \Delta P_{Red}$	$\Delta P_{ m Red}$	0 -3.5 -6.0 -9.0 -11.0 -13.5			dB dB dB dB dB
Threshold voltage for reset		$V_{ThRESET}$	1.95	2.8	3.75	V
Digital Ports						
Data output - Saturation voltage Low - maximum voltage at pin DATA - quiescent current - short-circuit current - ambient temperature in case of permanent short-circuit Data input - Input voltage Low - Input voltage High	$\begin{split} I_{ol} \leq &12 \text{ mA} \\ I_{ol} = &2 \text{ mA} \\ V_{oh} = &20V \\ V_{ol} = &0.8V \text{ to } 20V \\ V_{oh} = &0V \text{ to } 20V \\ \end{split}$	$\begin{matrix} V_{\text{ol}} \\ V_{\text{ol}} \\ V_{\text{oh}} \\ I_{\text{qu}} \\ I_{\text{ol_lim}} \\ t_{\text{amb_sc}} \end{matrix}$	13 0.65 × V _S	0.35 0.08 30	0.8 0.3 20 20 45 85	V V V µA mA °C
DATA_CLK output - Saturation voltage Low - Saturation voltage High	IDATA_CLK = 1 mA IDATA_CLK = -1 mA	$egin{array}{c} V_{ol} \ V_{oh} \end{array}$	V _S - 0.4 V	0.1 V _S - 0.15 V	0.4	V V
IC_ACTIVE output - Saturation voltage Low - Saturation voltage High	IIC_ACTIVE = 1 mA IIC_ACTIVE = -1 mA	$egin{array}{c} oldsymbol{V}_{ m ol} \ oldsymbol{V}_{ m oh} \end{array}$	V _S -0.4 V	0.1 V _S - 0.15 V	0.4	V V
POLLING/_ON input - Low level input voltage - High level input voltage	Receiving mode Polling mode	V _{II} V _{Ih}	0.8 × V _S		0.2 × V _S	V V
MODE input - Low level input voltage - High level input voltage	Division factor = 10 Division factor = 14	V _{II} V _{Ih}	0.8 × V _S		0.2 × V _S	V V
TEST input - Low level input voltage	Test input must always be set to Low	V _{II}			0.2 × V _S	V


10. Ordering Information

Extended Type Number	Package	Remarks
ATA5743P3-TKQY	SSO20	Taped and reeled, Pb-free, 300 kHz bandwidth
ATA5743P3-TKSY	SSO20	Tube, Pb-free, 300 kHz bandwidth
ATA5743P6-TKQY	SSO20	Taped and reeled, Pb-free, 600 kHz bandwidth
ATA5743P6-TKSY	SSO20	Tube, Pb-free, 600 kHz bandwidth
ATA5743P3-TGQY	SO20	Taped and reeled, Pb-free, 300 kHz bandwidth
ATA5743P3-TGSY	SO20	Tube, Pb-free, 300 kHz bandwidth
ATA5743P6-TGQY	SO20	Taped and reeled, Pb-free, 600 kHz bandwidth
ATA5743P6-TGSY	SO20	Tube, Pb-free, 600 kHz bandwidth

11. Package Information








Package: SSO 20 Dimensions in mm



Drawing-No.: 6.543-5056.01-4

Issue: 1, 10.03.04





12. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History	
4839B-RKE-08/05	Put datasheet in a new template	
	First page: Pb-free logo added	
	Page 41: Ordering Information changed	
	Page 42: Drawing SO20 added	



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

