# 4-Bit 100 Mb/s Configurable Dual-Supply Level Translator

The NLSX3014 is a 4-bit configurable dual-supply bidirectional level translator without a direction control pin. The I/O  $V_{CC}-$  and I/O  $V_{L}-$ ports are designed to track two different power supply rails,  $V_{CC}$  and  $V_{L}$  respectively. The  $V_{CC}$  supply rail is configurable from 1.3 V to 4.5 V while the  $V_{L}$  supply rail is configurable from 0.9 V to ( $V_{CC}-0.4$ ) V. This allows lower voltage logic signals on the  $V_{L}$  side to be translated into higher voltage logic signals on the  $V_{CC}$  side, and vice–versa. Both I/O ports are auto–sensing; thus, no direction pin is required.

The Output Enable (EN) input, when Low, disables both I/O ports by putting them in 3–state. This significantly reduces the supply currents from both  $V_{CC}$  and  $V_{L}$ . The EN signal is designed to track  $V_{L}$ .

#### **Features**

- Wide High-Side V<sub>CC</sub> Operating Range: 1.3 V to 4.5 V
   Wide Low-Side V<sub>L</sub> Operating Range: 0.9 V to (V<sub>CC</sub> 0.4) V
- $\bullet$  High-Speed with 100 Mb/s Guaranteed Date Rate for  $V_L > 1.6 \text{ V}$
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Powerup Sequencing
- Small packaging: 1.7 mm x 2.0 mm UQFN12
- This is a Pb-Free Device

## **Typical Applications**

• Mobile Phones, PDAs, Other Portable Devices



# ON Semiconductor®

http://onsemi.com



# MARKING DIAGRAM

UTM• ○ •


UT = Specific Device Code

M = Date Code


= Pb-Free Package

(Note: Microdot may be in either location)

### **LOGIC DIAGRAM**



### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 1. Typical Application Circuit

Figure 2. Simplified Functional Diagram (1 I/O Line) (EN = 1)

# **PIN ASSIGNMENT**

Pins	Description	
V <sub>CC</sub>	V <sub>CC</sub> Input Voltage	
V <sub>L</sub>	V <sub>L</sub> Input Voltage	
GND	Ground	
EN	Output Enable	
I/O V <sub>CC</sub> n	I/O Port, Referenced to V <sub>CC</sub>	
I/O V <sub>L</sub> n	I/O Port, Referenced to V <sub>L</sub>	

# **FUNCTION TABLE**

EN	Operating Mode			
L	Hi–Z			
Н	I/O Buses Connected			

# **MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	-0.5 to +5.5		V
$V_L$	V <sub>L</sub> Supply Voltage	-0.5 to +5.5		V
I/O V <sub>CC</sub>	V <sub>CC</sub> -Referenced DC Input/Output Voltage	-0.5 to (V <sub>CC</sub> + 0.3)		V
I/O V <sub>L</sub>	V <sub>L</sub> -Referenced DC Input/Output Voltage	-0.5 to (V <sub>L</sub> + 0.3)		V
V <sub>EN</sub>	Enable Control Pin DC Input Voltage	-0.5 to +5.5		V
I <sub>IK</sub>	Input Diode Clamp Current	-50	V <sub>I</sub> < GND	mA
lok	Output Diode Clamp Current	-50	V <sub>O</sub> < GND	mA
I <sub>CC</sub>	DC Supply Current Through V <sub>CC</sub>	± 100		mA
IL	DC Supply Current Through V <sub>L</sub>	±100		mA
I <sub>GND</sub>	DC Ground Current Through Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Symbol Parameter		Min	Max	Unit
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage		1.3	4.5	V
V <sub>L</sub>	V <sub>L</sub> Supply Voltage		0.9	V <sub>CC</sub> - 0.4	V
V <sub>EN</sub>	Enable Control Pin Voltage		GND	4.5	V
V <sub>IO</sub>	Bus Input/Output Voltage	I/O V <sub>CC</sub> I/O V <sub>L</sub>	GND GND	4.5 4.5	V
T <sub>A</sub>	Operating Temperature Range		-40	+85	°C
ΔΙ/ΔV	Input Transition Rise or Rate V <sub>I</sub> , V <sub>IO</sub> from 30% to 70% of V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V $\pm$ 0.3 V		0	10	ns

#### DC ELECTRICAL CHARACTERISTICS

					-40°C to +85°C			
Symbol	Parameter	Test Conditions (Note 1)	V <sub>CC</sub> (V) (Note 2)	<b>V<sub>L</sub> (V)</b> (Note 3)	Min	Typ (Note 4)	Max	Unit
V <sub>IHC</sub>	I/O V <sub>CC</sub> Input HIGH Voltage		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>CC</sub>	_	-	V
V <sub>ILC</sub>	I/O V <sub>CC</sub> Input LOW Voltage		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.2 * V <sub>CC</sub>	V
V <sub>IHL</sub>	I/O V <sub>L</sub> Input HIGH Voltage		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>L</sub>	_	-	V
V <sub>ILL</sub>	I/O V <sub>L</sub> Input LOW Voltage		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.2 * V <sub>L</sub>	V
V <sub>IH</sub>	Control Pin Input HIGH Voltage	T <sub>A</sub> = +25°C	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>L</sub>	_	-	V
V <sub>IL</sub>	Control Pin Input LOW Voltage	T <sub>A</sub> = +25°C	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	_	_	0.2 * V <sub>L</sub>	V
V <sub>OHC</sub>	I/O V <sub>CC</sub> Output HIGH Voltage	I/O V <sub>CC</sub> Source Current = 20 μA	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>CC</sub>	-	-	V
V <sub>OLC</sub>	I/O V <sub>CC</sub> Output LOW Voltage	I/O V <sub>CC</sub> Sink Current = 20 μA	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	_	_	0.2 * V <sub>CC</sub>	V
V <sub>OHL</sub>	I/O V <sub>L</sub> Output HIGH Voltage	I/O V <sub>L</sub> Source Current = 20 μA	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	0.8 * V <sub>L</sub>	-	-	V
V <sub>OLL</sub>	I/O V <sub>L</sub> Output LOW Voltage	I/O V <sub>L</sub> Sink Current = 20 μA	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	_	_	0.2 * V <sub>L</sub>	V

- Normal test conditions are V<sub>EN</sub> = 0 V, C<sub>IOVCC</sub> = 15 pF and C<sub>IOVL</sub> = 15 pF, unless otherwise specified.
   V<sub>CC</sub> is the supply voltage associated with the high voltage port, and V<sub>CC</sub> ranges from +1.3 V to 4.5 V under normal operating conditions.
- V<sub>L</sub> is the supply voltage associated with the low voltage port. V<sub>L</sub> must be less than or equal to (V<sub>CC</sub> 0.4) V during normal operation. However, during startup and shutdown conditions,  $V_L$  can be greater than  $(V_{CC} - 0.4)$  V. 4. Typical values are for  $V_{CC} = +2.8$  V,  $V_L = +1.8$  V and  $T_A = +25^{\circ}$ C. All units are production tested at  $T_A = +25^{\circ}$ C. Limits over the operating
- temperature range are guaranteed by design.

#### **POWER CONSUMPTION**

		Test Conditions	V <sub>CC</sub> (V)	V <sub>L</sub> (V)	-40	)°C to +8	5°C	
Symbol	Parameter	(Note 5)	(Note 6)	(Note 7)	Min	Тур	Max	Unit
I <sub>Q-VCC</sub>	Supply Current from V <sub>CC</sub>	$ \begin{aligned} &EN = V_{L;} \text{ I/O } V_{CCn} = 0 \text{ V, I/O } V_{Ln} = 0 \text{ V,} \\ &I/O  V_{CCn} = V_{CC} \text{ or I/O } V_{Ln} = V_{L} \text{ and } I_{o} = 0 \end{aligned} $	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	-	1.0	μΑ
I <sub>Q-VL</sub>	Supply Current from V <sub>L</sub>	$ \begin{split} &EN = V_{L;} \text{ I/O } V_{CCn} = 0 \text{ V, I/O } V_{Ln} = 0 \text{ V,} \\ &I/O V_{CCn} = V_{CC} \text{ or I/O } V_{Ln} = V_{L} \text{ and } I_{o} = 0 \end{split} $	1.3 to 3.6	0.9 to (V <sub>CC</sub> - 0.4)	-	-	1.0	μΑ
		$ \begin{split} & EN = V_L, \ I/O \ V_{CCn} = 0 \ V, \ I/O \ V_{Ln} = 0 \ V, \\ & I/O \ V_{CCn} = V_{CC} \ \text{or} \ I/O \ V_{Ln} = (V_{CC} - 0.2 \ V) \ \text{and} \ I_0 = 0 \end{split} $		< (V <sub>CC</sub> – 0.2)	-	-	2.0	
I <sub>TS-VCC</sub>	V <sub>CC</sub> Tristate Output Mode Supply Current	EN = 0 V	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	-	1.0	μΑ
I <sub>TS-VL</sub>	V <sub>L</sub> Tristate Output Mode Supply	EN = 0 V	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.2	μΑ
	Current	EN = 0 V		V <sub>CC</sub> – 0.2	-	-	2.0	
l <sub>OZ</sub>	I/O Tristate Output	EN = 0 V	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	-	0.15	μΑ
Mode Leakage Current		EN = 0 V		V <sub>CC</sub> - 0.2	-	-	2.0	
I <sub>EN</sub>	Output Enable Pin Input Current	-	1.3 to 3.6	0.9 to (V <sub>CC</sub> – 0.4)	-	-	1.0	μΑ

- 5. Normal test conditions are  $V_{EN} = 0$  V,  $C_{IOVCC} = 15$  pF and  $C_{IOVL} = 15$  pF, unless otherwise specified. 6.  $V_{CC}$  is the supply voltage associated with the high voltage port, and  $V_{CC}$  ranges from +1.3 V to 3.6 V.
- 7.  $V_L$  is the supply voltage associated with the low voltage port.  $V_L$  must be less than or equal to  $(V_{CC}-0.4)$  V during normal operation. However, during startup and shutdown conditions,  $V_L$  can be greater than  $(V_{CC}-0.4)$  V.

### **TIMING CHARACTERISTICS**

					-4	10°C to +85	°C	
Symbol	Parameter	Test Conditions (Note 8)	V <sub>CC</sub> (V) (Note 9)	V <sub>L</sub> (V) (Note 10)	Min	Typ (Note 11)	Max	Unit
t <sub>R-VCC</sub>	I/O V <sub>CC</sub> Rise Time	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		1.3	1.7	ns
	(Output = I/O_V <sub>CC</sub> )		> 2.0	> 1.6		0.9	1.1	
t <sub>F-VCC</sub>	I/O V <sub>CC</sub> Falltime	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		0.8	1.2	ns
	(Output = I/O_V <sub>CC</sub> )		> 2.0	> 1.6		0.6	1.0	
t <sub>R-VL</sub>	I/O V <sub>L</sub> Risetime	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		2.7	3.0	ns
	(Output = I/O_V <sub>L</sub> )		> 2.0	> 1.6		0.8	1.0	
t <sub>F-VL</sub>	I/O V <sub>L</sub> Falltime	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		0.8	1.0	ns
	(Output = I/O_V <sub>L</sub> )		> 2.0	> 1.6		0.7	0.8	
Z <sub>O-VCC</sub>	I/O V <sub>CC</sub> One–Shot Output Impedance		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		30		Ω
Z <sub>O-VL</sub>	I/O V <sub>L</sub> One-Shot Output Impedance		1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		30		Ω
t <sub>PD_VL-VCC</sub>	VL-VCC Propagation Delay (Output = I/O_VCC, tpHL, tpLH)	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		15	17	ns
			> 2.0	> 1.6		4	5	
t <sub>PD_VCC-VL</sub>	Propagation Delay	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		10	11	ns
	(Output = I/O_V <sub>L</sub> , t <sub>PHL</sub> , t <sub>PLH</sub> )		> 2.0	> 1.6		3	4	1
t <sub>SK VL-VCC</sub>	Channel-to-Channel	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		0.6	1	nS
	Skew (Output = I/O_V <sub>CC</sub> )		> 2.0	> 1.6		0.2	0.8	1
t <sub>SK VCC-VL</sub>	Channel-to-Channel	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		0.4	0.6	nS
_	Skew (Output = I/O_V <sub>L</sub> )		> 2.0	> 1.6		0.2	0.3	1
	Maximum Data Rate	(Output = I/O_V <sub>CC</sub> , C <sub>IOVCC</sub> = 15 pF)	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)	60			Mb/s
		(Output = $I/O_V_L$ , $C_{IOVL} = 15 pF$ )	> 2.0	> 1.6	100			

Normal test conditions are V<sub>EN</sub> = 0 V, C<sub>IOVCC</sub> = 15 pF and C<sub>IOVL</sub> = 15 pF, unless otherwise specified.
 V<sub>CC</sub> is the supply voltage associated with the high voltage port, and V<sub>CC</sub> ranges from +1.3 V to 4.5 V under normal operating conditions.
 V<sub>L</sub> is the supply voltage associated with the low voltage port. V<sub>L</sub> must be less than or equal to (V<sub>CC</sub> – 0.4) V during normal operation. However, during startup and shutdown conditions, V<sub>L</sub> can be greater than (V<sub>CC</sub> – 0.4) V.
 Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

### **ENABLE / DISABLE TIME MEASUREMENTS**

					-40°C to +85°C			
Symbol	Parameter	Test Conditions (Note 12)	V <sub>CC</sub> (V) (Note 13)	<b>V<sub>L</sub> (V)</b> (Note 14)	Min	Typ (Note 15)	Max	Unit
t <sub>EN-VCC</sub>	Turn-On Enable Time (Output = $I/O_V_{CC}$ , $t_{pZH}$ )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		80	140	ns
	Turn-On Enable Time (Output = $I/O_V_{CC}$ , $t_{pZL}$ )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		175	300	ns
t <sub>EN-VL</sub>	Turn-On Enable Time (Output = I/O_V <sub>L</sub> , t <sub>pZH</sub> )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		250	475	ns
	Turn-On Enable Time (Output = I/O_V <sub>L</sub> , t <sub>pZL</sub> )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		175	250	ns
t <sub>DIS-VCC</sub>	Turn-Off Disable Time (Output = $I/O\_V_{CC}$ , $t_{pHZ}$ )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		90	140	ns
	Propagation Delay (Output = I/O_V <sub>CC</sub> , t <sub>PLZ</sub> )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		150	200	ns
t <sub>DIS-VL</sub>	Turn-Off Disable Time (Output = I/O_V <sub>L</sub> , t <sub>pHZ</sub> )	C <sub>IOVCC</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		200	300	ns
	Propagation Delay (Output = $I/O_V_L$ , $t_{PLZ}$ )	C <sub>IOVL</sub> = 15 pF	1.3 to 4.5	0.9 to (V <sub>CC</sub> – 0.4)		150	250	ns

- 12. Normal test conditions are V<sub>EN</sub> = 0 V, C<sub>IOVCC</sub> = 15 pF and C<sub>IOVL</sub> = 15 pF, unless otherwise specified.

  13. V<sub>CC</sub> is the supply voltage associated with the high voltage port, and V<sub>CC</sub> ranges from +1.3 V to 4.5 V under normal operating conditions.

  14. V<sub>L</sub> is the supply voltage associated with the low voltage port. V<sub>L</sub> must be less than or equal to (V<sub>CC</sub> 0.4) V during normal operation. However, during startup and shutdown conditions, V<sub>L</sub> can be greater than (V<sub>CC</sub> 0.4) V.

  15. Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25 °C. All units are production tested at T<sub>A</sub> = +25 °C. Limits over the operating
- temperature range are guaranteed by design.





Figure 3. Driving I/O  $V_L$  Test Circuit and Timing

Figure 4. Driving I/O  $V_{CC}$  Test Circuit and Timing



Test	Switch
t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	2 x V <sub>CC</sub>

 $C_L$  = 15 pF or equivalent (Includes jig and probe capacitance)  $R_L$  =  $R_1$  = 50 k $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Figure 5. Test Circuit for Enable/Disable Time Measurement




Figure 6. Timing Definitions for Propagation Delays and Enable/Disable Measurement

### **TEST CONDITIONS**

- 1.  $T_A = +25^{\circ}C$ ,
- 2. Input Applied to 1 channel, the other 3 inputs are grounded,
- 3.  $C_{Load} = 15 pF$




Figure 7.  $I_{CC}$  vs. Frequency (Input = I/O  $V_{CC}$ , Output = I/O  $V_L$ )




Figure 8.  $I_L$  vs. Frequency (Input = I/O  $V_{CC}$ , Output = I/O  $V_L$ )




Figure 9.  $I_{CC}$  vs. Frequency (Input = I/O  $V_L$ , Output =I/O  $V_{CC}$ )




Figure 10.  $I_L$  vs. Frequency (Input = I/O  $V_L$ , Output = I/O  $V_{CC}$ )

#### IMPORTANT APPLICATIONS INFORMATION

### **Level Translator Architecture**

The NLSX3014 auto sense translator provides bi–directional voltage level shifting to transfer data in multiple supply voltage systems. This device has two supply voltages,  $V_L$  and  $V_{CC}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the  $V_L$  to the  $V_{CC}$  ports, input signals referenced to the  $V_L$  supply are translated to output signals with a logic level matched to  $V_{CC}$ . In a similar manner, the  $V_{CC}$  to  $V_L$  translation shifts input signals with a logic level compatible to  $V_{CC}$  to an output signal matched to  $V_L$ .

The NLSX3014 consists of four bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. The one-shot circuits are used to detect the rising or falling input signals. In addition, the one shots decrease the rise and fall time of the output signal for high-to-low and low-to-high transitions.

#### Input Driver Requirements

For proper operation, the input driver to the auto sense translator should be capable of driving 2.0 mA of peak output current.

### **Output Load Requirements**

The NLSX3014 is designed to drive CMOS inputs. Resistive pullup or pulldown loads of less than 50 k $\Omega$  should not be used with this device. The NLSX3373 or NLSX3378 open–drain auto sense translators are alternate translator options for an application such as the I<sup>2</sup>C bus that requires pullup resistors.

#### **Enable Input (EN)**

The NLSX3014 has an Enable pin (EN) that provides tri–state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O  $V_{\rm CC}$  and I/O  $V_{\rm L}$  pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin

is referenced to the  $V_L$  supply and has Over-Voltage Tolerant (OVT) protection.

#### Uni-Directional versus Bi-Directional Translation

The NLSX3014 can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

#### **Power Supply Guidelines**

It is recommended that the  $V_L$  supply should be less than or equal to the value of the  $V_{CC}$  minus 0.4 V. The sequencing of the power supplies will not damage the device during the power up operation; however, the current consumption of the device will increase if  $V_L$  exceeds  $V_{CC}$  minus 0.4 V. The Enable (EN) pin can be used to provide power savings. Both I/O ports are tri–stated and in low power consumption state if the EN input equals 0 V.

The enable pin should be used to enter the low current tri–state mode, rather than setting either the  $V_L$  or  $V_{CC}$  supplies to 0 V. The NLSX3014 will not be damaged if either  $V_L$  or  $V_{CC}$  is equal to 0 V while the other supply voltage is at a nominal operating value; however, the operation of the translator cannot be guaranteed during single supply operation.

For optimal performance, 0.01 to 0.1  $\mu F$  decoupling capacitors should be used on the  $V_L$  and  $V_{CC}$  power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the power supply voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

## ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NLSX3014MUTAG	UQFN12 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## UQFN12 1.7x2.0, 0.4P CASE 523AE-01 **ISSUE A**

**DATE 11 JUN 2007** 



PIN 1 REFERENCE

0.10 C

0.10 С

0.05

0.05

2X |

12X 🗀






CONSTRUCTION

С C **A1** SEATING PLANE SIDE VIEW


DETAIL B

**TOP VIEW** 

-A B



## **MOUNTING FOOTPRINT SOLDERMASK DEFINED**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM
- FROM TERMINAL TIP.

  MOLD FLASH ALLOWED ON TERMINALS

  ALONG EDGE OF PACKAGE. FLASH 0.03

  MAX ON BOTTOM SURFACE OF
- TERMINALS.
  DETAIL A SHOWS OPTIONAL
  CONSTRUCTION FOR TERMINALS.

	MILLIN	IETERS		
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
A3	0.127 REF			
b	0.15	0.25		
D	1.70	BSC		
E	2.00	BSC		
е	0.40	BSC		
K	0.20			
L	0.45	0.55		
L1	0.00	0.03		
L2	0.15	REF		

## **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code

= Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON23418D	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	UQFN12 1.7 X 2.0, 0.4P		PAGE 1 OF 1		

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales