

STW8N90K5

N-channel 900 V, 0.60 Ω typ., 8 A MDmesh™ K5 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

| Order code | VDS | RDS(on) max. | ID |
|------------|-------|--------------|-----|
| STW8N90K5 | 900 V | 0.68 Ω | 8 A |

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

| Order code | Marking | Package | Packing |
|------------|---------|---------|---------|
| STW8N90K5 | 8N90K5 | TO-247 | Tube |

DocID030092 Rev 1

This is information on a product in full production.

Contents

Contents

| 1 | Electric | al ratings | 3 |
|---|----------|-------------------------------------|----|
| 2 | Electric | al characteristics | 4 |
| | 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test cir | cuits | 8 |
| 4 | Packag | e information | 9 |
| | 4.1 | TO-247 package information | 9 |
| 5 | Revisio | n history | 11 |



1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|-------------------------------|---|------------|------|
| Vgs | Gate-source voltage | ±30 | V |
| ID ⁽¹⁾ | Drain current (continuous) at T _C = 25 °C | 8 | А |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 100 °C | 5 | А |
| ID ⁽²⁾ | Drain current pulsed | 32 | А |
| Ρτοτ | Total dissipation at $T_C = 25 \text{ °C}$ | 130 | W |
| dv/dt ⁽³⁾ | Peak diode recovery voltage slope | 4.5 | V/ns |
| dv/dt (4) | MOSFET dv/dt ruggedness | 50 | v/ns |
| TJ | Operating junction temperature range | 55 to 150 | °C |
| T _{stg} | Storage temperature range | -55 to 150 | -U |

Notes:

⁽¹⁾Limited by maximum junction temperature.

 $^{(2)}\mbox{Pulse}$ width limited by safe operating area

 $^{(3)}I_{SD} \leq 8$ A, di/dt \leq 100 A/µs; V_Ds peak \leq V(BR)DSS

 $^{(4)}V_{DS} \le 720 \text{ V}$

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|-----------|-------------------------------------|-------|------|
| Rthj-case | Thermal resistance junction-case | 0.96 | °C/W |
| Rthj-amb | Thermal resistance junction-ambient | 50 | °C/W |

Table 4: Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|--------|--|-------|------|
| lar | Avalanche current, repetitive or not repetitive (pulse width limited by T_J max) | 2.7 | A |
| Eas | Single pulse avalanche energy (starting $T_J = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$) | 250 | mJ |



2 Electrical characteristics

 $T_C = 25 \ ^{\circ}C$ unless otherwise specified

| Table 5: On/off-state | | | | | | | |
|-----------------------|-----------------------------------|---|------|------|------|------|--|
| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit | |
| V _{(BR)DSS} | Drain-source breakdown voltage | V_{GS} = 0 V, I_D = 1 mA | 900 | | | V | |
| | | $V_{GS} = 0 \ V, \ V_{DS} = 900 \ V$ | | | 1 | μA | |
| ldss | Zero gate voltage drain current | $V_{GS} = 0 V, V_{DS} = 900 V,$ T _c = 125 °C ⁽¹⁾ | | | 50 | μA | |
| I _{GSS} | Gate body leakage current | $V_{\text{DS}}=0~V,~V_{\text{GS}}=\pm20~V$ | | | ±10 | μA | |
| $V_{GS(th)}$ | Gate threshold voltage | $V_{\text{DS}} = V_{\text{GS}}, \ I_{\text{D}} = 100 \ \mu A$ | 3 | 4 | 5 | V | |
| R _{DS(on)} | Static drain-source on-resistance | $V_{GS}=10~V,~I_{D}=4~A$ | | 0.60 | 0.68 | Ω | |

Table 5: On/off-state

Notes:

⁽¹⁾Defined by design, not subject to production test.

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------------------------|---------------------------------------|--|------|------|------|------|
| Symbol | Farailleter | rest conditions | | тур. | | Unit |
| Ciss | Input capacitance | | - | 426 | - | pF |
| Coss | Output capacitance | V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V | - | 41 | - | pF |
| Crss | Reverse transfer capacitance | | - | 1.2 | - | pF |
| Co(tr) ⁽¹⁾ | Equivalent capacitance time related | V _{DS} = 0 to 720 V, | - | 75 | - | pF |
| C _{o(er)} ⁽²⁾ | Equivalent capacitance energy related | V _{GS} = 0 V | - | 28 | - | pF |
| Rg | Intrinsic gate resistance | $f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$ | - | 7 | - | Ω |
| Qg | Total gate charge | $V_{DD} = 720 V, I_D = 8 A,$ | - | 11 | - | nC |
| Qgs | Gate-source charge | V _{GS} = 10 V | - | 3.5 | - | nC |
| Q _{gd} | Gate-drain charge | (see Figure 15: "Test circuit for gate charge behavior") | - | 4.8 | - | nC |

Table 6: Dynamic

Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

 $^{(2)}\mathsf{E}\mathsf{nergy}$ related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_Ds increases from 0 to 80% V_Dss



Electrical characteristics

| | Table 7: Switching times | | | | | | | | |
|---------|--------------------------|---|------|------|------|------|--|--|--|
| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit | | | |
| td(on) | Turn-on delay time | V_{DD} = 450 V, I_D = 4 A, | - | 14.7 | - | ns | | | |
| tr | Rise time | $R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for | - | 13.2 | - | ns | | | |
| td(off) | Turn-off delay time | resistive load switching times" | - | 36.4 | - | ns | | | |
| tr | Fall time | and Figure 19: "Switching time waveform") | - | 13.5 | - | ns | | | |

Table 8: Source-drain diode

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------------------|-------------------------------|---|------|------|------|------|
| Isd | Source-drain current | | - | | 8 | А |
| Isdm ⁽¹⁾ | Source-drain current (pulsed) | | - | | 32 | А |
| V _{SD} ⁽²⁾ | Forward on voltage | $I_{SD} = 8 \text{ A}, V_{GS} = 0 \text{ V}$ | - | | 1.5 | V |
| trr | Reverse recovery time | I _{SD} = 8 A, di/dt = 100 A/µs, | - | 371 | | ns |
| Qrr | Reverse recovery charge | $V_{DD} = 60 V$ | I | 4.27 | | μC |
| I _{RRM} | Reverse recovery current | (see Figure 16: "Test circuit for inductive load switching and diode recovery times") | - | 23 | | A |
| trr | Reverse recovery time | I _{SD} = 8 A, di/dt = 100 A/µs, | - | 582 | | ns |
| Qrr | Reverse recovery charge | V _{DD} = 60 V, T _j = 150 °C | - | 5.73 | | μC |
| Irrm | Reverse recovery current | (see Figure 16: "Test circuit for inductive load switching and diode recovery times") | - | 19.7 | | А |

Notes:

⁽¹⁾Pulse width limited by safe operating area


 $^{(2)}$ Pulsed: pulse duration = 300 µs, duty cycle 1.5%


| Table 9: Gate-source Zener diod |
|---------------------------------|
|---------------------------------|


| Symbol | Parameter | Test conditions | Min | Тур. | Max | Unit |
|-----------|-------------------------------|----------------------------|-----|------|-----|------|
| V (BR)GSO | Gate-source breakdown voltage | $I_{GS}=\pm 1mA, I_{D}=0A$ | 30 | - | - | V |

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.










DocID030092 Rev 1





STW8N90K5

57

Electrical characteristics










DocID030092 Rev 1

3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-247 package information




Figure 20: TO-247 package outline



Package information

Table 10: TO-247 package mechanical data

STW8N90K5

| Dim. | mm | | | |
|------|-------|-------|-------|--|
| | Min. | Тур. | Max. | |
| A | 4.85 | | 5.15 | |
| A1 | 2.20 | | 2.60 | |
| b | 1.0 | | 1.40 | |
| b1 | 2.0 | | 2.40 | |
| b2 | 3.0 | | 3.40 | |
| С | 0.40 | | 0.80 | |
| D | 19.85 | | 20.15 | |
| E | 15.45 | | 15.75 | |
| е | 5.30 | 5.45 | 5.60 | |
| L | 14.20 | | 14.80 | |
| L1 | 3.70 | | 4.30 | |
| L2 | | 18.50 | | |
| ØP | 3.55 | | 3.65 | |
| ØR | 4.50 | | 5.50 | |
| S | 5.30 | 5.50 | 5.70 | |



5 Revision history

| Date | Revision | Changes |
|-------------|----------|---------------|
| 28-Nov-2016 | 1 | First release |



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

