#### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
	- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
	- "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
	- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

**32** 



# SH7780

## Hardware Manual

Renesas 32-Bit RISC Microcomputer SuperH<sup>™</sup> RISC Engine Family SH7780 Series

R8A77800A

**Renesas Electronics** www renesas com

Rev.1.00 2005.12

Rev.1.00 Dec. 13, 2005 Page ii of l



#### Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

RENESAS

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

- 5. Reading from/Writing Reserved Bit of Each Register
- Note: Treat the reserved bit of register used in each module as follows except in cases where the specifications for values which are read from or written to the bit are provided in the description.

The bit is always read as 0. The write value should be 0 or one, which has been read immediately before writing.

Writing the value, which has been read immediately before writing has the advantage of preventing the bit from being affected on its extended function when the function is assigned.



## Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
	- CPU and System-Control Modules
	- On-Chip Modules

 The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. Electrical Characteristics
- 8. Appendix
- 9. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

10. Index



## Preface

This LSI is a RISC (Reduced Instruction Set Computer) microcomputer which includes a Renesas Technology-original RISC CPU as its core, and the peripheral functions required to configure a system.

- Target Users: This manual was written for users who will be using this LSI in the design of application systems. Users of this manual are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of this LSI to the above users.

Notes on reading this manual:

• In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions and electrical characteristics.





#### **Abbreviations**





Rev.1.00 Dec. 13, 2005 Page viii of l



### Contents

























































Rev.1.00 Dec. 13, 2005 Page xxviii of l



## Figures



#### **Section 7 Memory Management Unit (MMU)**
















#### **Section 23 Serial Protocol Interface (HSPI)**



















#### **Appendix**





# Tables















Table I.1 Register Configuration.. 1276 Table J.1 SH7780 Product Lineup.. 1277

Rev.1.00 Dec. 13, 2005 Page l of l



## Section 1 Overview

#### **1.1 SH7780 Features**

The SH7780 is an integrated system-on-a-chip microprocessor that is designed as a high performance, embedded, stand-alone Host Processor aimed at the multimedia, infotainment and consumer networking market. The SH7780 features a DDR-SDRAM interface that can be coupled to the DDR320\* or 266 SDRAM. Also, because of its built-in functions, such as a PCI bus controller, a DMA controller, timers, and serial communications functions with an audio interface, as required for multimedia, network, and OA equipment, use of the SH7780 enables a high performance and high integrated system.

The SH7780 contains the new generation SH-4A 32-bit RISC (reduced instruction set computer) microprocessor core which runs at 400 MHz (720 MIPS, 2.8 GFLOPS). The SH-4A is upwardly compatible with the SH-1, SH-2, SH-3, and SH-4 microcomputers at the instruction set level. This microprocessor core integrates a cache memory and the MMU.

Note: "DDR320" indicates the DDR-SDRAM bus interface which operates at a frequency of 160 MHz in this manual.

The features of the SH7780 are summarized in table 1.1.



#### **Table 1.1 SH7780 Features**



















#### **1.2 Block Diagram**



**Figure 1.1 SH7780 Block Diagram** 



25	<b>ASS-RTC</b>	vsso	$\frac{\mathsf{IPQ}}{\mathsf{PD}7}$	IRO/IRLIS/ FDS/ MODE4	IRQ/RL2	$\bar{\bar{z}}$	$\mathsf{A}\mathsf{D}\mathsf{0}$	ÅD4	œEO	AD11	AD15	agg	PCIFRAME	AD <sub>18</sub>	AD22	AD24	AD28	GMT3	GNTT	PCIRESET	INTA	yss	MPMD	vsso	vsso	
24	VDD-RTC	XRTCSTBI	yppo	IRQ/RILĞ/ RDG/ MODE6	IRQ/RL3	<b>IRQ/IRLO</b>	AD5	AD2	ADS	AD9	AD13	Æ	TRDY	AD16	AD20	<b>IBSEL</b>	AD26	AD30	GNT2	GNT <sub>O</sub>	y <sub>SS</sub>	y <sub>SS</sub>	yppo	yppo	EXTAL	
23	EXTAL <sub>2</sub>	TCLK/IOIS16	SCIFO_SCK HSPI_CLK FRE	gav	IRQIRIZI FDAV MODES	RQIRLT	AD3	AD <sub>8</sub>	AD12	CBET	PERR	<b>DEVSEL</b>	CBE2	AD19	ADE3	AD25	AD29	RECO	REQT	PCICLK	tow	yppQ	yopo	ysso	XTAL	
22	XTAL2	SCIFO_RXD HSPI_RX FRB	SCIFO_TXD HSPI_TX FWEEMODE8	gav	gav	yoog	ä	AD7	AD10	AD14	SERR	<b>LOCK</b>	<b>RDY</b>	AD17	AD2	CBE3	ADE7	ÄB.	REC2	$rac{R}{R}$	*c	yoog	gav	UTId-SS/	VDD-PLL1	
21	SCIF1_TXD /MCCLK MODE5	SCIF1_SCK	<b>SCIFORTS</b>	SCIFO_CTS ANTO FCLE	vsso	yppQ	ysso	vss	gav	gav	yppo	yss	ySS	gav	yppq	gav	gav	ySS	y <sub>SS</sub>	yoog	vsso	gav	VSS-PLL2	VDD-PLL3	VDD-PLL2	
$\overline{20}$	SIOF_SYNC/ HAC_SYNC/ SSI_V/S	SIOF_RXD/ HAC_SDIN/ SSI_SCK	SDF_TXD' HAC_SDOUT/ SSL_SDATA	SCIF1_RXD	yoog																vsso	VSS-PLL3	CS <sub>1</sub>	$\overline{6}$	CLKOUT	
$\frac{0}{1}$	AUDATA1/ $\tilde{\mathbb{P}}$	AUDATAQ	$\begin{array}{c} \text{SOF\_SCK} \\ \text{HAC\_BTCLK} \\ \text{SSI\_CK} \end{array}$	SIOF_MCLK	yppq																vsso	8	<b>SS</b>	<b>SS</b>	$\overline{\text{R}^2}$	
$\frac{\infty}{\infty}$	AUDSYNC FCE	AUDOK FALE	$\begin{array}{c}\nA \cup DA \cap A3 \\ F \cup 3\n\end{array}$	AUDATA2 /FD2	ypoq																ypoo	Š	18	<b>RANGE</b>	$_{\rm R\overline{N}}$	
$\overline{1}$	ē	P	ASEBRK /BRKACK	<b>TRST</b>	vsso																yppo	<b>BACK</b>	BREQ	å	WEQ REG	
$\frac{6}{1}$	DACK2/ MRESETOUT/ AUDATA2	DKCK3 IROOUT AUDATA3	тск	TMS	VS <sub>SQ</sub>					vss	vss	vss	vss	ySS	vss	vss					ySS	vsso	$\Xi$	$\mathbb{S}^2$	$\overline{\rm{o}}$	
$\frac{10}{2}$	DRECK! NTC AUDATA1	DACKOV MODEO	DACK1/ MODE1	VS <sub>SQ</sub>	VSS		(Top view)		$\frac{8}{5}$	$y$ SS	y <sub>SS</sub>	vss	vss	vss	VSS					gav	yoog	$\mathbbmss{S}$	ă	ă		
$\overline{4}$	DREQO	DREQT	DREQ2/ INTEV AUDATAO	yoog	gav				VSS	v <sub>SS</sub>	vss	vss	vss	vss	V <sub>SS</sub>					y <sub>SSQ</sub>	yoog	$_{\rm B}^{\rm B}$	ã	¥		
ίä.	DRAK1/ MODE7		DRAZI CEDA AUDOKO DRAZIO CEDA	yppq	baan				y <sub>SS</sub>	vsso	vsso	ysso	vsso	VSSQ	vss					$V$ SSQ	$V$ SSQ	$\overline{\mathbf{a}}$	$\frac{9}{2}$	å		
$\frac{1}{2}$	PRESET	vss	DRAKO/ MODE2	ysso	vsso				y <sub>59</sub>	ySS	VSS-DDR	VSS-DDR	VSS-DDR	ySS	ySS					yppQ	yppQ	$\overline{\phantom{a}}$	$\frac{8}{2}$	$_{\rm D12}^{\rm N}$		
Ξ	MA3	Š4	MAS	VCCQ-DDR	VCCQ-DDR		ÿS	ySS	ySS	ySS	yss	ÿ8	yss					gav	yoog	$^{5}$	$\overline{\phantom{0}}$ 0.16	$\frac{1}{10}$				
$\frac{1}{2}$	MAI	MW <sub>3</sub>	MМ	VSSQ-DDR	VSSQ-DDR			y <sub>SS</sub>	y <sub>SS</sub>	yss	ySS	ySS	ySS	yss					ÿS	ysso	B19	D <sub>18</sub>	$\overline{\mathbf{a}}$			
თ	MA10	š	š	VSSQ-DDR	ySS																ysso	$\widetilde{\Xi}$	$\widetilde{\alpha}$	ā	$\mathbbmss{2}$	
${}^{\circ}$	BAO	$\overline{\mathbf{s}}$	MAB	R00-DDR	gav																yppo	$_{\rm \approx}$	68	ĕ	$\frac{\overline{W}}{\overline{W}}$	
$\overline{ }$	MRAS	<b>MCS</b>	RW	VCCQ-DDR	NCCQ-DDR																g	$_{\rm D30}$	BSG	D <sub>28</sub>	D27	
ဖ	MWE	<b>MCAS</b>	MA <sub>11</sub>	VSSQ-DDR	/SSQ-DDR																v <sub>SS</sub>	$\approx$	$\overline{\epsilon}$	$\stackrel{\circ}{\prec}$	$\overline{\Xi}$	
5	<b>MCLK</b>	MA13	MA12	/SSQ-DDR	/SSQ-DDR	/SSQ-DDF	ySS	gav	/SS-DLL	VSS	vss	VSS-DLL2	/SSQ-DDF	ACCO-DDF	ACCO-DDF	<b>CCQ-DDF</b>	'SSQ-DDF	ACCO-DDF	g	$\frac{8}{5}$	VS 9Q	Ą6	$\approx$	$\lesssim$	$\approx$	
4	<b>MCLK</b>	CKE	<b>AGGO-DDR</b>	RGCOOD	VCCQ-DDR	ACCO-DDR	vss	gav	TIG-GGV	ğ	ğ	ZIJG-QCA	SSQ-DDR	ROCO-DDR	ACCODDR	990-DDR	1990-DDR	ACCO-DDR	gav	vss	yppo	vsso	$\stackrel{\scriptstyle \alpha}{\scriptstyle <}$	$\approx$	$\lesssim$	
ო	-VREF ġ	BKPRST	VSSQ-DDR	VSSQ-DDR	<b>MDA18</b>	MDA20	MDAZ	MDQS2	MDQM2	MDQS3	MDQM3	MDA25	MDA27	MDA29	MDA31	/SSQ-DDR	VSSQ-DDR	VCCQ-DDR	STATUS1/ CMT_CTR1	A24	A21	A <sub>18</sub>	yoog	Ę	$\approx 10$	
$\sim$	<b>RGG-DDR</b>	<b>RGG-DDR</b>	<b>CCQ-DDR</b>	MDA16	MDA17	MDA19	MDA21	MDA23	MDA6	MDQS0	MDQM1	MDA24	MDA26	MDA28	MDA30	MDA <sub>12</sub>	MDA <sub>14</sub>	VCCQ-DDR	STATUSQ	$A23$	$A20$	$\overline{A}$ 17	A15	baan	$\mathbb{A}$ 12	
$\overline{\phantom{0}}$	<b>RGQ-DDR</b>	<b>ISSO-DDF</b>	MDA0	MDA1	MDA2	MDA3	MDA4	MDA5	MDA7	MDQMO	MDQS1	MDA8	MDA9	MDA10	MDA11	MDA <sub>13</sub>	MDA15	CCQ-DDR	A25	$\approx$	$_{\rm A19}$	A16	$\lambda14$	A13	vssa	
	⋖	$\omega$	$\circ$	$\Box$	ш	Щ	O	I	$\overline{\phantom{0}}$	×	┙	Σ	z	<b>L</b>	Œ	⊢	$\Rightarrow$	$\rm{~}$	≥	≻	₹	AB	Q	Q	AE	

**Figure 1.2 SH7780 Pin Arrangement** 



### **1.3 Pin Arrangement**

#### **1.4 Pin Functions**

Table 1.2 lists the pin functions of the SH7780. In the I/O column, I, O, and IO indicate input, output, and input/output, respectively. In the GPIO column, for example, A0 indicates the port A0, which also functions as a general I/O port (input/output).



#### **Table 1.2 Pin Functions**




















































Note: \* Can be used as a GPIO interrupt pin. (O) Only outputs.

# **1.5 Memory Address Map**

The SH7780 supports 32-bit virtual address space, and supports both 29-bit and 32-bit physical address spaces (normal mode and extended mode). For details of mappings from the virtual address space to the physical address spaces, see section 7, Memory Management Unit (MMU).

The external memory space of the SH7780 consists of the LBSC space, DDRIF space and PCIC space. The LBSC has up to 384 Mbytes, the DDRIF has up to 256 Mbytes and the PCIC has up to 512 Mbytes external memory space individually and the SH7780 can control the external memory space up to 1152 Mbytes totally. Areas 0, 1, and 6 are controlled by the LBSC. Areas 2, 4, and 5 are controlled by the LBSC, DDRIF or PCIC that depends on the setting of the memory address map select register (MMSELR) of the LBSC. Note that area 3 is for the DDRIF. For details, see section 11, Local Bus Sate Controller (LBSC), section 12, DDR-SDRAM Interface (DDRIF) or section 13, PCI Controller (PCIC).

Figure 1.3 shows the physical address space of the SH7780. Figure 1.4 shows the relationship between the AREASEL bits and the memory address map. The 32-bit physical address space corresponds with the address space of the SuperHyway bus.





**Figure 1.3 Physical Address Space of SH7780** 





Note: Memory Address Map Select Register (MMSELR) Area Select Bit (AREASEL) For details, refer to section 11.4.1, Memory Address Map Select Register (MMSELR).

**Figure 1.4 Relationship between AREASEL Bits and Memory Address Map** 



# **1.6 SuperHyway Bus**

The SH7780 is implemented with the SuperHyway bus as the system bus.

The SuperHyway bus is a 32-bit-address, 64-bit-data internal bus capable of up to 200 MHz operation that is connected to on-chip modules to allow high speed communication.

Each module that is connected to the SuperHyway bus operates as an initiator (i.e. , bus master) that issues a transfer request or a target that replies with a response to the request. The transaction is controlled by the dedicated SuperHyway router.

The CPU, PCIC, and DMAC modules can all operate as an initiator. The LRU method is used to decide the request priority of the SuperHyway bus mastership. The initial request priority order is:  $CPU > DMAC > PCIC$ . The response priority level is fixed: peripheral modules\* > DMAC > CPU > SuperHyway RAM > LBSC > PCIC > DDRIF. Note that when using debugging function (H-UDI emulator), the debugging functional module has the highest priority.

The transfer data size varies with each module. For details, refer to the corresponding section for each module.

An actual transaction on the SuperHyway bus is started from a request issued by the initiator module according to a read/write command sent to the SuperHyway bus address (physical address), and then the target module replies with a response to the request (LOAD/STORE transaction). In addition, a transaction that controls the cache coherency occurs if necessary (FLUSH/PURGE transaction). Note that these transactions are done automatically by the SuperHyway modules, so they cannot be explicitly issued by software.

Note: "Peripheral modules" means modules that are connected to the peripheral bus (except for the INTC and DMAC modules).



# **1.7 SuperHyway Memory (SuperHyway RAM)**

The SH7780 includes an on-chip SuperHyway memory which stores instructions or data. The SuperHyway memory has the following features.

**Capacity** 

Total SuperHyway memory capacity is 32 Kbytes (512 words  $\times$  256 bits  $\times$  2 pages).

• Memory address map

The SuperHyway memory is allocated within the physical address H'FE41 0000 to H'FE41 3FFF and H'FE42 0000 to H'FE42 3FFF.

• Ports

Each page has one common read and write port, and is connected to the SuperHyway bus via a 4-stage buffer respectively. High-speed access to the SuperHyway memory is enabled by the SuperHyway bus master.

• Access

The SuperHyway memory is always accessed by the SuperHyway bus master module, including the CPU, via the SuperHyway bus which is a physical address bus.

1-/2-/4-/8-/16-/32-byte access is possible for both reading and writing

(with wraparound on 32-byte boundary data).

A 32-byte cache fill can be read out with one access

(an 8-byte  $\times$  4 transfer on the SuperHyway bus).

Note that the read/write operation on the SuperHyway bus is done with one clock. After that the bus is released.

• Minimum access time

1-/2-/4-/8-byte read access: 14 clock cycles; 1-/2-/4-/8-byte write access: 12 clock cycles 16-/32-byte read access: 17 clock cycles; 16-/32-byte write access: 15 clock cycles (The SuperHyway clock  $\leq 200$  MHz)

Usage note

A SuperHyway bus master module, such as DMAC, can access the SuperHyway memory in sleep mode.





# Section 2 Programming Model

The programming model of this LSI is explained in this section. This LSI has registers and data formats as shown below.

# **2.1 Data Formats**

The data formats supported in this LSI are shown in figure 2.1.







# **2.2 Register Descriptions**

#### **2.2.1 Privileged Mode and Banks**

**Processing Modes:** This LSI has two processing modes, user mode and privileged mode. This LSI normally operates in user mode, and switches to privileged mode when an exception occurs or an interrupt is accepted. There are four kinds of registers—general registers, system registers, control registers, and floating-point registers—and the registers that can be accessed differ in the two processing modes.

**General Registers:** There are 16 general registers, designated R0 to R15. General registers R0 to R7 are banked registers which are switched by a processing mode change.

• Privileged mode

In privileged mode, the register bank bit (RB) in the status register (SR) defines which banked register set is accessed as general registers, and which set is accessed only through the load control register (LDC) and store control register (STC) instructions.

When the RB bit is 1 (that is, when bank 1 is selected), the 16 registers comprising bank 1 general registers R0\_BANK1 to R7\_BANK1 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. In this case, the eight registers comprising bank 0 general registers R0\_BANK0 to R7\_BANK0 are accessed by the LDC/STC instructions. When the RB bit is 0 (that is, when bank 0 is selected), the 16 registers comprising bank 0 general registers R0\_BANK0 to R7\_BANK0 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. In this case, the eight registers comprising bank 1 general registers R0\_BANK1 to R7\_BANK1 are accessed by the LDC/STC instructions.

• User mode

In user mode, the 16 registers comprising bank 0 general registers R0\_BANK0 to R7\_BANK0 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. The eight registers comprising bank 1 general registers R0\_BANK1 to R7\_BANK1 cannot be accessed.

**Control Registers:** Control registers comprise the global base register (GBR) and status register (SR), which can be accessed in both processing modes, and the saved status register (SSR), saved program counter (SPC), vector base register (VBR), saved general register 15 (SGR), and debug base register (DBR), which can only be accessed in privileged mode. Some bits of the status register (such as the RB bit) can only be accessed in privileged mode.

**System Registers:** System registers comprise the multiply-and-accumulate registers (MACH/MACL), the procedure register (PR), and the program counter (PC). Access to these registers does not depend on the processing mode.

**Floating-Point Registers and System Registers Related to FPU:** There are thirty-two floatingpoint registers, FR0–FR15 and XF0–XF15. FR0–FR15 and XF0–XF15 can be assigned to either of two banks (FPR0\_BANK0–FPR15\_BANK0 or FPR0\_BANK1–FPR15\_BANK1).

FR0–FR15 can be used as the eight registers DR0/2/4/6/8/10/12/14 (double-precision floatingpoint registers, or pair registers) or the four registers FV0/4/8/12 (register vectors), while XF0– XF15 can be used as the eight registers XD0/2/4/6/8/10/12/14 (register pairs) or register matrix XMTRX.

System registers related to the FPU comprise the floating-point communication register (FPUL) and the floating-point status/control register (FPSCR). These registers are used for communication between the FPU and the CPU, and the exception handling setting.

Register values after a reset are shown in table 2.1.



#### **Table 2.1 Initial Register Values**

Note: \* Initialized by a power-on reset and manual reset.

The CPU register configuration in each processing mode is shown in figure 2.2.

User mode and privileged mode are switched by the processing mode bit (MD) in the status register.



#### Section 2 Programming Model

R0-BANK0*1,*2	31 0 R0-BANK1*1,*3	R0-BANK0*1,*4
R1_BANK0 <sup>*2</sup>	R1_BANK1 <sup>*3</sup>	R1_BANK0 <sup>*4</sup>
R2-BANK0 <sup>*2</sup>	R2_BANK1 <sup>*3</sup>	R2_BANK0 <sup>*4</sup>
R3_BANK0 <sup>*2</sup>	R3_BANK1 <sup>*3</sup>	R3_BANK0 <sup>*4</sup>
R4_BANK0 <sup>*2</sup>	R4_BANK1 <sup>*3</sup>	R4_BANK0*4
R5_BANK0 <sup>*2</sup>	R5_BANK1 <sup>*3</sup>	R5_BANK0 <sup>*4</sup>
R6-BANK0 <sup>*2</sup>	R6_BANK1 <sup>*3</sup>	R6_BANK0*4
R7_BANK0*2	R7_BANK1*3	R7_BANK0* <sup>4</sup>
R <sub>8</sub>	R <sub>8</sub>	R <sub>8</sub>
R <sub>9</sub>	R <sub>9</sub>	R <sub>9</sub>
R10	R10	R <sub>10</sub>
R <sub>11</sub>	R11	R <sub>11</sub>
R <sub>12</sub>	R <sub>12</sub>	R <sub>12</sub>
R <sub>13</sub>	R13	R <sub>13</sub>
R <sub>14</sub>	R <sub>14</sub>	R <sub>14</sub>
R <sub>15</sub>	R <sub>15</sub>	R <sub>15</sub>
SR	SR	<b>SR</b>
	SSR	SSR
<b>GBR</b>	<b>GBR</b>	<b>GBR</b>
MACH	MACH	<b>MACH</b>
<b>MACL</b>	<b>MACL</b>	<b>MACL</b>
PR	ΡR	PR
	VBR	<b>VBR</b>
PC.	PC	PC.
	<b>SPC</b>	<b>SPC</b>
	SGR	<b>SGR</b>
	DBR	DBR
	R0-BANK0*1,*4	R0_BANK1*1,*3
	R1_BANK0 <sup>*4</sup>	R1_BANK1 <sup>*3</sup>
	R2_BANK0 <sup>*4</sup>	R2_BANK1 <sup>*3</sup>
	R3_BANK0 <sup>*4</sup>	R3_BANK1 <sup>*3</sup>
	R4_BANK0*4	R4_BANK1 <sup>*3</sup>
	R5_BANK0 <sup>*4</sup>	R5_BANK1 <sup>*3</sup>
	R6-BANK0*4	R6_BANK1 <sup>*3</sup>
	R7_BANK0*4	R7_BANK1 <sup>*3</sup>
(a) Register configuration	(b) Register configuration in	(c) Register configuration in
in user mode	privileged mode $(RB = 1)$	privileged mode $(RB = 0)$
indexed GBR indirect addressing mode.	Notes: 1. R0 is used as the index register in indexed register-indirect addressing mode and	
2. Banked registers		
3. Banked registers		
	Accessed as general registers when the RB bit is set to 1 in SR. Accessed only by	
	LDC/STC instructions when the RB bit is cleared to 0.	
4. Banked registers		

**Figure 2.2 CPU Register Configuration in Each Processing Mode** 

RENESAS

### **2.2.2 General Registers**

Figure 2.3 shows the relationship between the processing modes and general registers. This LSI has twenty-four 32-bit general registers (R0\_BANK0 to R7\_BANK0, R0\_BANK1 to R7\_BANK1, and R8 to R15). However, only 16 of these can be accessed as general registers R0 to R15 in one processing mode. This LSI has two processing modes, user mode and privileged mode.

• RO\_BANK0 to R7\_BANK0

Allocated to R0 to R7 in user mode  $(SR.MD = 0)$ Allocated to R0 to R7 when  $SRRB = 0$  in privileged mode (SR.MD = 1).

• RO\_BANK1 to R7\_BANK1

Cannot be accessed in user mode.

Allocated to R0 to R7 when  $SRRB = 1$  in privileged mode.





Note on Programming: As the user's R0 to R7 are assigned to R0 BANK0 to R7 BANK0, and after an exception or interrupt R0 to R7 are assigned to R0\_BANK1 to R7 BANK1, it is not necessary for the interrupt handler to save and restore the user's R0 to R7 (R0\_BANK0 to R7\_BANK0).

### **2.2.3 Floating-Point Registers**

Figure 2.4 shows the floating-point register configuration. There are thirty-two 32-bit floatingpoint registers, FPR0\_BANK0 to FPR15\_BANK0, AND FPR0\_BANK1 to FPR15\_BANK1, comprising two banks. These registers are referenced as FR0 to FR15, DR0/2/4/6/8/10/12/14, FV0/4/8/12, XF0 to XF15, XD0/2/4/6/8/10/12/14, or XMTRX. Reference names of each register are defined depending on the state of the FR bit in FPSCR (see figure 2.4).

- 1. Floating-point registers, FPRn\_BANKi (32 registers) FPR0\_BANK0 to FPR15\_BANK0 FPR0\_BANK1 to FPR15\_BANK1
- 2. Single-precision floating-point registers, FRi (16 registers) When FPSCR.FR  $= 0$ , FR0 to FR15 are assigned to FPR0\_BANK0 to FPR15\_BANK0; when FPSCR.FR = 1, FR0 to FR15 are assigned to FPR0\_BANK1 to FPR15\_BANK1.
- 3. Double-precision floating-point registers or single-precision floating-point registers, DRi (8 registers): A DR register comprises two FR registers.  $DRO = \{FR0, FR1\}$ ,  $DR2 = \{FR2, FR3\}$ ,  $DR4 = \{FR4, FR5\}$ ,  $DR6 = \{FR6, FR7\}$ ,  $DR8 = {FR8, FR9}, DR10 = {FR10, FR11}, DR12 = {FR12, FR13}, DR14 = {FR14, FR15}$
- 4. Single-precision floating-point vector registers, FVi (4 registers): An FV register comprises four FR registers.  $FV0 = \{FR0, FR1, FR2, FR3\}$ ,  $FV4 = \{FR4, FR5, FR6, FR7\}$ ,  $FV8 = \{FR8, FR9, FR10, FR11\}$ ,  $FV12 = \{FR12, FR13, FR14, FR15\}$
- 5. Single-precision floating-point extended registers, XFi (16 registers) When FPSCR.FR =  $0$ , XF0 to XF15 are assigned to FPR0\_BANK1 to FPR15\_BANK1; when FPSCR.FR  $= 1$ , XF0 to XF15 are assigned to FPR0\_BANK0 to FPR15\_BANK0.
- 6. Double-precision floating-point extended registers, XDi (8 registers): An XD register comprises two XF registers.  $XD0 = {XF0, XF1}, XD2 = {XF2, XF3}, XD4 = {XF4, XF5}, XD6 = {XF6, XF7},$ 
	- $XDS = {XF8, XF9}, XDI0 = {XF10, XF11}, XDI2 = {XF12, XF13}, XDI4 = {XF14, XF15}$



7. Single-precision floating-point extended register matrix, XMTRX: XMTRX comprises all 16 XF registers.









### **2.2.4 Control Registers**

#### **Status Register (SR):**









**Saved Status Register (SSR) (32 bits, Privileged Mode, Initial Value = Undefined):** The contents of SR are saved to SSR in the event of an exception or interrupt.

**Saved Program Counter (SPC) (32 bits, Privileged Mode, Initial Value = Undefined):** The address of an instruction at which an interrupt or exception occurs is saved to SPC.

**Global Base Register (GBR) (32 bits, Initial Value = Undefined):** GBR is referenced as the base address of addressing @(disp,GBR) and @(R0,GBR).

**Vector Base Register (VBR) (32 bits, Privileged Mode, Initial Value = H'00000000):** VBR is referenced as the branch destination base address in the event of an exception or interrupt. For details, see section 5, Exception Handling.

**Saved General Register 15 (SGR) (32 bits, Privileged Mode, Initial Value = Undefined):** The contents of R15 are saved to SGR in the event of an exception or interrupt.

**Debug Base Register (DBR) (32 bits, Privileged Mode, Initial Value = Undefined):** When the user break debugging function is enabled (CBCR.UBDE  $= 1$ ), DBR is referenced as the branch destination address of the user break handler instead of VBR.

### **2.2.5 System Registers**

**Multiply-and-Accumulate Registers (MACH and MACL) (32 bits, Initial Value = Undefined):** MACH and MACL are used for the added value in a MAC instruction, and to store the operation result of a MAC or MUL instruction.

**Procedure Register (PR) (32 bits, Initial Value = Undefined):** The return address is stored in PR in a subroutine call using a BSR, BSRF, or JSR instruction. PR is referenced by the subroutine return instruction (RTS).

**Program Counter (PC) (32 bits, Initial Value = H'A0000000):** PC indicates the address of the instruction currently being executed.



## **Floating-Point Status/Control Register (FPSCR)**













#### **Figure 2.5 Relationship between SZ bit and Endian**

#### **Table 2.2 Bit Allocation for FPU Exception Handling**



## **Floating-Point Communication Register (FPUL) (32 bits, Initial Value = Undefined):**

Information is transferred between the FPU and CPU via FPUL.



# **2.3 Memory-Mapped Registers**

Some control registers are mapped to the following memory areas. Each of the mapped registers has two addresses.

H'1C00 0000 to H'1FFF FFFF H'FC00 0000 to H'FFFF FFFF

These two areas are used as follows.

• H'1C00 0000 to H'1FFF FFFF

This area must be accessed using the address translation function of the MMU.

Setting the page number of this area to the corresponding field of the TLB enables access to a memory-mapped register.

The operation of an access to this area without using the address translation function of the MMU is not guaranteed.

• H'FC00 0000 to H'FFFF FFFF

Access to area H'FC00 0000 to H'FFFF FFFF in user mode will cause an address error. Memory-mapped registers can be referenced in user mode by means of access that involves address translation.

Note: Do not access addresses to which registers are not mapped in either area. The operation of an access to an address with no register mapped is undefined. Also, memory-mapped registers must be accessed using a fixed data size. The operation of an access using an invalid data size is undefined.



# **2.4 Data Formats in Registers**

Register operands are always longwords (32 bits). When a memory operand is only a byte (8 bits) or a word (16 bits), it is sign-extended into a longword when loaded into a register.



**Figure 2.6 Formats of Byte Data and Word Data in Register** 



# **2.5 Data Formats in Memory**

Memory data formats are classified into bytes, words, and longwords. Memory can be accessed in an 8-bit byte, 16-bit word, or 32-bit longword form. A memory operand less than 32 bits in length is sign-extended before being loaded into a register.

A word operand must be accessed starting from a word boundary (even address of a 2-byte unit: address 2n), and a longword operand starting from a longword boundary (even address of a 4-byte unit: address 4n). An address error will result if this rule is not observed. A byte operand can be accessed from any address.

Big endian or little endian byte order can be selected for the data format. The endian should be set with the external pin after a power-on reset. The endian cannot be changed dynamically. Bit positions are numbered left to right from most-significant to least-significant. Thus, in a 32-bit longword, the leftmost bit, bit 31, is the most significant bit and the rightmost bit, bit 0, is the least significant bit.

The data format in memory is shown in figure 2.7.



**Figure 2.7 Data Formats in Memory** 

For the 64-bit data format, see figure 2.5.



# **2.6 Processing States**

This LSI has major three processing states: the reset state, instruction execution state, and powerdown state.

**Reset State:** In this state the CPU is reset. The reset state is divided into the power-on reset state and the manual reset.

In the power-on reset state, the internal state of the CPU and the on-chip peripheral module registers are initialized. In the manual reset state, the internal state of the CPU and some registers of on-chip peripheral modules are initialized. For details, see register descriptions for each section.

**Instruction Execution State:** In this state, the CPU executes program instructions in sequence. The Instruction execution state has the normal program execution state and the exception handling state.

**Power-Down State:** In a power-down state, the CPU halts operation and power consumption is reduced. The power-down state is entered by executing a SLEEP instruction. This LSI supports sleep mode for the power-down state.



**Figure 2.8 Processing State Transitions** 



## **2.7 Usage Note**

#### **2.7.1 Notes on self-modified codes\***

This LSI prefetches instructions more drastically than conventional SH-4 to accelerate the processing speed. Therefore if the instruction in the memory is modified and it is executed immediately, then the pre-modified code that is prefetched are likely to be executed. In order to execute the modified code definitely, one of the following sequences should be executed between the execution of modifying codes and modified codes.

#### **(1) In case the modified codes are in non-cacheable area**

**SYNCO** ICBI @Rn

The target for the ICBI instruction can be any address within the range where no address error exception occurs.

#### **(2) In case the modified codes are in cacheable area (write-through)**

**SYNCO** ICBI @Rn

The all instruction cache area corresponding to the modified codes should be invalidated by the ICBI instruction. The ICBI instruction should be issued to each cache line. One cache line is 32 bytes.

#### **(3) In case the modified codes are in cacheable area (copy-back)**

OCBP @Rm or OCBWB @Rm **SYNCO** ICBI @Rn

The all operand cache area corresponding to the modified codes should be written back to the main memory by the OCBP or OCBWB instruction. Then the all instruction cache area corresponding to the modified codes should be invalidated by the ICBI instruction. The OCBP, OCBWB and ICBI instruction should be issued to each cache line. One cache line is 32 bytes.

Note: \* Processes executed while changing the instructions on the memory dynamically.

# Section 3 Instruction Set

This LSI's instruction set is implemented with 16-bit fixed-length instructions. This LSI can use byte (8-bit), word (16-bit), longword (32-bit), and quadword (64-bit) data sizes for memory access. Single-precision floating-point data (32 bits) can be moved to and from memory using longword or quadword size. Double-precision floating-point data (64 bits) can be moved to and from memory using longword size. When this LSI moves byte-size or word-size data from memory to a register, the data is sign-extended.

# **3.1 Execution Environment**

**PC:** At the start of instruction execution, the PC indicates the address of the instruction itself.

**Load-Store Architecture:** This LSI has a load-store architecture in which operations are basically executed using registers. Except for bit-manipulation operations such as logical AND that are executed directly in memory, operands in an operation that requires memory access are loaded into registers and the operation is executed between the registers.

**Delayed Branches:** Except for the two branch instructions BF and BT, this LSI's branch instructions and RTE are delayed branches. In a delayed branch, the instruction following the branch is executed before the branch destination instruction.

**Delay Slot:** This execution slot following a delayed branch is called a delay slot. For example, the BRA execution sequence is as follows:



#### **Table 3.1 Execution Order of Delayed Branch Instructions**

A slot illegal instruction exception may occur when a specific instruction is executed in a delay slot. For details, see section 5, Exception Handling. The instruction following BF/S or BT/S for which the branch is not taken is also a delay slot instruction.

**T Bit:** The T bit in SR is used to show the result of a compare operation, and is referenced by a conditional branch instruction. An example of the use of a conditional branch instruction is shown below.



In an RTE delay slot, the SR bits are referenced as follows. In instruction access, the MD bit is used before modification, and in data access, the MD bit is accessed after modification. The other bits—S, T, M, Q, FD, BL, and RB—after modification are used for delay slot instruction execution. The STC and STC.L SR instructions access all SR bits after modification.

**Constant Values:** An 8-bit constant value can be specified by the instruction code and an immediate value. 16-bit and 32-bit constant values can be defined as literal constant values in memory, and can be referenced by a PC-relative load instruction.

MOV.W @(disp, PC), Rn MOV.L @(disp, PC), Rn

There are no PC-relative load instructions for floating-point operations. However, it is possible to set 0.0 or 1.0 by using the FLDI0 or FLDI1 instruction on a single-precision floating-point register.



## **3.2 Addressing Modes**

Addressing modes and effective address calculation methods are shown in table 3.2. When a location in virtual memory space is accessed (AT in MMUCR = 1), the effective address is translated into a physical memory address. If multiple virtual memory space systems are selected (SV in MMUCR  $= 0$ ), the least significant bit of PTEH is also referenced as the access ASID. For details, see section 7, Memory Management Unit (MMU).



#### **Table 3.2 Addressing Modes and Effective Addresses**





RENESAS







operand size. This is done to clarify the operation of the LSI. Refer to the relevant assembler notation rules for the actual assembler descriptions.

- @ (disp:4, Rn) ; Register indirect with displacement
- @ (disp:8, GBR) ; GBR indirect with displacement
- @ (disp:8, PC) ; PC-relative with displacement
- disp:8, disp:12 ; PC-relative
# **3.3 Instruction Set**

Table 3.3 shows the notation used in the SH instruction lists shown in tables 3.4 to 3.13.



## **Table 3.3 Notation Used in Instruction List**





Note: Scaling  $(x1, x2, x4, or x8)$  is executed according to the size of the instruction operand.





## **Table 3.4 Fixed-Point Transfer Instructions**





Note:  $*$  The assembler of Renesas uses the value after scaling  $(x1, x2, 0r x4)$  as the displacement (disp).

RENESAS



## **Table 3.5 Arithmetic Operation Instructions**





RENESAS



## **Table 3.6 Logic Operation Instructions**





## **Table 3.7 Shift Instructions**



## **Table 3.8 Branch Instructions**





## **Table 3.9 System Control Instructions**









<b>Instruction</b>		<b>Operation</b>	<b>Instruction Code</b>	Privileged T Bit		New
FLDI0	FRn	$H'00000000 \rightarrow FRn$	1111nnnn10001101			
FLD <sub>1</sub>	FRn	H'3F80 0000 $\rightarrow$ FRn	1111nnnn10011101			
<b>FMOV</b>	FRm,FRn	$FRm \rightarrow FRn$	1111nnnmmmm1100			
<b>FMOV.S</b>	@Rm,FRn	$(Rm) \rightarrow FRn$	1111nnnmmmm1000			
<b>FMOV.S</b>		$\mathcal{Q}(R0,Rm),$ FRn $(R0 + Rm) \rightarrow$ FRn	1111nnnmmmm0110	$\overline{\phantom{m}}$	$\equiv$	
FMOV.S	@Rm+,FRn	$(Rm) \rightarrow FRn$ , Rm + 4 $\rightarrow$ Rm	1111nnnmmmm1001	—		
<b>FMOV.S</b>	FRm, @Rn	$FRm \rightarrow (Rn)$	1111nnnmmmm1010			
FMOV.S	FRm, @-Rn	$\text{Rn-4} \rightarrow \text{Rn}$ , FRm $\rightarrow$ (Rn)	1111nnnmmmm1011			
FMOV.S		$FRm, \textcircled{a}(R0, Rn)$ $FRm \rightarrow (R0 + Rn)$	1111nnnmmmm0111			
<b>FMOV</b>	DRm,DRn	$DRm \rightarrow DRn$	1111nnn0mmm01100		$\overline{\phantom{0}}$	
<b>FMOV</b>	@Rm,DRn	$(Rm) \rightarrow DRn$	1111nnn0mmmm1000	$\overline{\phantom{0}}$	$\overline{\phantom{0}}$	
<b>FMOV</b>		$\mathcal{Q}(R0,Rm)$ ,DRn $(R0 + Rm) \rightarrow DRn$	1111nnn0mmmm0110			
<b>FMOV</b>	@Rm+,DRn	$(Rm) \rightarrow DRn$ , $Rm + 8 \rightarrow Rm$ 1111nnn0mmmm1001				
<b>FMOV</b>	DRm, @Rn	$DRm \rightarrow (Rn)$	1111nnnnmmm01010		—	
<b>FMOV</b>	DRm, @-Rn	$\text{Rn-8} \rightarrow \text{Rn}$ , DRm $\rightarrow$ (Rn)	1111nnnnmmm01011			
<b>FMOV</b>		$DRm, \mathcal{Q}(R0, Rn)$ DRm $\rightarrow$ (R0 + Rn)	1111nnnnmmm00111		$\overline{\phantom{0}}$	
<b>FLDS</b>	FRm, FPUL	$FRm \rightarrow FPUL$	1111mmmm00011101	—		
<b>FSTS</b>	FPUL,FRn	$FPUL \rightarrow FRn$	1111nnnn00001101			
<b>FABS</b>	FRn	FRn & H'7FFF FFFF $\rightarrow$ FRn	1111nnnn01011101			
<b>FADD</b>	FRm,FRn	$FRn + FRm \rightarrow FRn$	1111nnnmmmm0000			
FCMP/EQ	FRm, FRn	When FRn = FRm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1111nnnmmmm0100		Comparis on result	
FCMP/GT	FRm, FRn	When FRn > FRm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1111nnnmmmm0101		Comparis on result	$\qquad \qquad -$
<b>FDIV</b>	FRm,FRn	$FRn/FRm \rightarrow FRn$	1111nnnnmmmm0011	$\overline{\phantom{m}}$		
<b>FLOAT</b>	FPUL,FRn	(float) FPUL $\rightarrow$ FRn	1111nnnn00101101		$\overline{\phantom{0}}$	
<b>FMAC</b>	FR0,FRm,FRn	$FR0*FRm + FRn \rightarrow FRn$	1111nnnnmmmm1110			
<b>FMUL</b>	FRm,FRn	$FRn*FRm \rightarrow FRn$	1111nnnmmmm0010	$\overline{\phantom{0}}$		
<b>FNEG</b>	FRn	$FRn \wedge H'8000 0000 \rightarrow FRn$	1111nnn01001101			
<b>FSQRT</b>	<b>FRn</b>	$\sqrt{FRn} \rightarrow FRn$	1111nnnn01101101			
<b>FSUB</b>	FRm,FRn	$FRn - FRm \rightarrow FRn$	1111nnnnmmmm0001			
<b>FTRC</b>	FRm, FPUL	(long) FRm $\rightarrow$ FPUL	1111mmmm00111101			

**Table 3.10 Floating-Point Single-Precision Instructions** 





## **Table 3.11 Floating-Point Double-Precision Instructions**

## **Table 3.12 Floating-Point Control Instructions**



<b>Instruction</b>		Operation	<b>Instruction Code</b>	<b>Privileged T Bit</b>	<b>New</b>
<b>FMOV</b>	DRm, XDn	$DRm \rightarrow XDn$	1111nnn1mmm01100		
<b>FMOV</b>	XDm, DRn	$X$ Dm $\rightarrow$ DRn	1111nnn0mmm11100		
<b>FMOV</b>	XDm, XDn	$X$ Dm $\rightarrow$ XDn	1111nnn1mmm11100		
<b>FMOV</b>	@Rm,XDn	$(Rm) \rightarrow XDn$	1111nnn1mmmm1000		
<b>FMOV</b>	@Rm+,XDn	$(Rm) \rightarrow XDn$ , Rm + 8 $\rightarrow$ Rm	1111nnn1mmmm1001		
<b>FMOV</b>		$\mathcal{Q}(R0,Rm)$ ,XDn $(R0 + Rm) \rightarrow XDn$	1111nnn1mmmm0110		
<b>FMOV</b>	XDm, @Rn	$X$ Dm $\rightarrow$ (Rn)	1111nnnmmm11010		
<b>FMOV</b>	XDm, @-Rn	$\text{Rn} - 8 \rightarrow \text{Rn}$ , XDm $\rightarrow$ (Rn)	1111nnnnmmm11011		
<b>FMOV</b>		$X$ Dm, @(R0,Rn) $X$ Dm $\rightarrow$ (R0 + Rn)	1111nnnnmmm10111		
<b>FIPR</b>	FVm,FVn	inner_product (FVm, FVn) $\rightarrow$ $FR[n+3]$	1111nnmm11101101		
<b>FTRV</b>	XMTRX, FVn	transform vector (XMTRX, $FVn) \rightarrow FVn$	1111nn0111111101		
<b>FRCHG</b>		$\sim$ FPSCR.FR $\rightarrow$ FPSCR.FR	1111101111111101		
<b>FSCHG</b>		$\sim$ FPSCR.SZ $\rightarrow$ FPSCR.SZ	11110011111111101		
<b>FPCHG</b>		$\sim$ FPSCR.PR $\rightarrow$ FPSCR.PR	1111011111111101		<b>New</b>
<b>FSRRA</b>	<b>FRn</b>	1/sqrt (FRn) <sup>*</sup> $\rightarrow$ FRn	1111nnn01111101		New
<b>FSCA</b>	FPUL, DRn	$sin(FPUL) \rightarrow FRn$ $cos(FPUL) \rightarrow FR[n + 1]$	1111nnn011111101		<b>New</b>

**Table 3.13 Floating-Point Graphics Acceleration Instructions** 

Note: \* sqrt (FRn) is the square root of FRn.





# Section 4 Pipelining

This LSI is a 2-ILP (instruction-level-parallelism) superscalar pipelining microprocessor. Instruction execution is pipelined, and two instructions can be executed in parallel.

## **4.1 Pipelines**

Figure 4.1 shows the basic pipelines. Normally, a pipeline consists of seven stages: instruction sfetch (I1/I2), decode and register read (ID), execution (E1/E2/E3), and write-back (WB). An instruction is executed as a combination of basic pipelines.



## **Figure 4.1 Basic Pipelines**

Figure 4.2 shows the instruction execution patterns. Representations in figure 4.2 and their descriptions are listed in table 4.1.



## **Table 4.1 Representations of Instruction Execution Patterns**





**Figure 4.2 Instruction Execution Patterns (1)** 





**Figure 4.2 Instruction Execution Patterns (2)** 





**Figure 4.2 Instruction Execution Patterns (3)** 





RENESAS



**Figure 4.2 Instruction Execution Patterns (5)** 



(5-1) LDS to MACH/L: 1 issue cycle										
1	2 ID	$\overline{s1}$	s2	s3	<b>WB</b>					
					<b>MS</b>					
(5-2) LDS.L to MACH/L: 1 issue cycle										
$\overline{11}$	$\overline{12}$ ID	$\overline{S1}$	$\overline{\mathsf{S2}}$	$\overline{\text{S3}}$	<b>WB</b>					
					<b>MS</b>					
(5-3) STS from MACH/L: 1 issue cycle										
1	$\overline{12}$ $\overline{ID}$	s1	s2	s3	<b>WB</b>					
					<b>MS</b>					
(5-4) STS.L from MACH/L: 1 issue cycle										
11	$\overline{12}$ $\overline{ID}$	$\overline{S1}$	$\overline{S2}$	$\overline{S3}$	<b>WB</b>					
					MS					
(5-5) MULS.W, MULU.W: 1 issue cycle										
1	$\overline{12}$ $\overline{ID}$	E1	M <sub>2</sub>	M <sub>3</sub>	$\overline{\text{MS}}$					
(5-6) DMULS.L, DMULU.L, MUL.L: 1 issue cycle  1	$\overline{12}$ $\overline{ID}$	E1	M <sub>2</sub>	M3						
				M <sub>2</sub>	M3	$\overline{\text{MS}}$				
(5-7) CLRMAC: 1 issue cycle										
1	$\overline{12}$ ID	E1	M <sub>2</sub>	M <sub>3</sub>	MS					
(5-8) MAC.W: 2 issue cycle										
1	$\overline{ID}$  2	$\overline{S1}$ $\overline{1}$	$\overline{S2}$	$\overline{S3}$	<b>WB</b>					
			S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	<b>WB</b> M <sub>2</sub>	M3	MS		
(5-9) MAC.L: 2 issue cycle										
1	2 ID	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	<b>WB</b>					
		ΤD	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	<b>WB</b> M <sub>2</sub>	M <sub>3</sub>			
							M <sub>2</sub>	M <sub>3</sub>	MS	

**Figure 4.2 Instruction Execution Patterns (6)** 

(6-1) LDS to FPUL: 1 issue cycle



(6-2) STS from FPUL: 1 issue cycle



(6-3) LDS.L to FPUL: 1 issue cycle



(6-4) STS.L from FPUL: 1 issue cycle



(6-5) LDS to FPSCR: 1 issue cycle

I



(6-6) STS from FPSCR: 1 issue cycle



(6-7) LDS.L to FPSCR: 1 issue cycle



(6-8) STS.L from FPSCR: 1 issue cycle



(6-9) FPU load/store instruction FMOV: 1 issue cycle



(6-10) FLDS: 1 issue cycle







(6-12) Single-precision FABS, FNEG/double-precision FABS, FNEG: 1 issue cycle
$\vert$ 1 12 ID s1 s2 s3 FS4 FS FS1 FS2 FS3
(6-13) FLDI0, FLDI1: 1 issue cycle
12 $\mathsf{I}$ ID s2 s1 s3 FS1 FS2 FS3 FS4 FS
(6-14) Single-precision floating-point computation: 1 issue cycle FCMP/EQ, FCMP/GT, FADD, FLOAT, FMAC, FMUL, FSUB, FTRC, FRCHG, FSCHG, FPCHG
FE <sub>1</sub> FE <sub>3</sub> 12 ID FE <sub>2</sub> FE4 FE <sub>5</sub> FE <sub>6</sub> <b>FS</b> $\vert$ 1
(6-15) Single-precision FDIV/FSQRT: 1 issue cycle
$\overline{\mathsf{FS}}$ FE <sub>3</sub> FE4 FE <sub>5</sub> FE <sub>6</sub> FE <sub>2</sub>  1  2 ID FE <sub>1</sub> FEDS (Divider occupied cycle)
FE4 FE <sub>5</sub> FE <sub>6</sub> FS FE3
(6-16) Double-precision floating-point computation: 1 issue cycle FCMP/EQ, FCMP/GT, FADD, FLOAT, FSUB, FTRC, FCNVSD, FCNVDS
2 FE <sub>1</sub> FE <sub>2</sub> ID FE3 FE4 FE <sub>5</sub> FE <sub>6</sub> FS  1
(6-17) Double-precision floating-point computation: 1 issue cycle <b>FMUL</b>
$\vert$ 1 12 ID FE <sub>1</sub> FE <sub>2</sub> FE3 FE4 FE <sub>5</sub> <b>FS</b> FE <sub>6</sub>
FE <sub>2</sub> FE <sub>1</sub> FE3 FE4 FE <sub>5</sub> FE <sub>6</sub> <b>FS</b> FS FE <sub>6</sub> FE <sub>1</sub> FE <sub>2</sub> FE <sub>3</sub> FE4 FE <sub>5</sub>
(6-18) Double-precision FDIV/FSQRT: 1 issue cycle
$\overline{\text{FS}}$ FE4 FE5 FE <sub>6</sub>  1 12 ID FE <sub>1</sub> FE <sub>2</sub> FE3
FEDS (Divider occupied cycle)
$\overline{\text{FS}}$ FE3 FE4 FE <sub>5</sub> FE <sub>6</sub> FE <sub>3</sub> FE <sub>5</sub> FE <sub>6</sub> FS FE4

**Figure 4.2 Instruction Execution Patterns (8)** 

RENESAS







# **4.2 Parallel-Executability**

Instructions are categorized into six groups according to the internal function blocks used, as shown in table 4.2. Table 4.3 shows the parallel-executability of pairs of instructions in terms of groups. For example, ADD in the EX group and BRA in the BR group can be executed in parallel.

## **Table 4.2 Instruction Groups**







@adr: Address

- SR1: MACH/MACL/PR
- SR2: FPUL/FPSCR

CR1: GBR/Rp\_BANK/SPC/SSR/VBR

CR2: CR1/DBR/SGR

FR: FRm/FRn/DRm/DRn/XDm/XDn

The parallel execution of two instructions can be carried out under following conditions.

- 1. Both addr (preceding instruction) and addr+2 (following instruction) are specified within the minimum page size (1 Kbyte).
- 2. The execution of these two instructions is supported in table 4.3, Combination of Preceding and Following Instructions.
- 3. Data used by an instruction of addr does not conflict with data used by a previous instruction
- 4. Data used by an instruction of addr+2 does not conflict with data used by a previous instruction
- 5. Both instructions are valid





## **Table 4.3 Combination of Preceding and Following Instructions**

Note: The following table shows the parallel-executability of pairs of instructions in this LSI. It is different from table 4.3.



 **Preceding Instruction (addr)** 

[Legend]

FLSR: FABS, FNEG, FLDI0, FLDI1, FLDS, FSTS, FMOV FR,FR

 FLSM: FMOV[.S] @adr,FR, FMOV[.S] FR,@adr, LDS Rm,SR2, LDS.L @Rm+,SR2, STS SR2,Rn, STS.L SR2,@-Rn

LS: Original LS instructions except FLSR and FLSM

Note: \* The CPU can issue these two instructions simultaneously, but they are stalled in the FPU.

# **4.3 Issue Rates and Execution Cycles**

Instruction execution cycles are summarized in table 4.4. Instruction Group in the table 4.4 corresponds to the category in the table 4.2. Penalty cycles due to a pipeline stall are not considered in the issue rates and execution cycles in this section.

### 1. Issue Rate

Issue rates indicates the issue period between one instruction and next instruction.
































# Section 5 Exception Handling

# **5.1 Summary of Exception Handling**

Exception handling processing is handled by a special routine which is executed by a reset, general exception handling, or interrupt. For example, if the executing instruction ends abnormally, appropriate action must be taken in order to return to the original program sequence, or report the abnormality before terminating the processing. The process of generating an exception handling request in response to abnormal termination, and passing control to a userwritten exception handling routine, in order to support such functions, is given the generic name of exception handling.

The exception handling in this LSI is of three kinds: resets, general exceptions, and interrupts.

### **5.2 Register Descriptions**

Table 5.1 lists the configuration of registers related exception handling.

#### **Table 5.1 Register Configuration**



Note:  $*$  P4 is the address when virtual address space P4 area is used. Area 7 is the address when physical address space area 7 is accessed by using the TLB.

### **Table 5.2 States of Register in Each Operating Mode**





### **5.2.1 TRAPA Exception Register (TRA)**

The TRAPA exception register (TRA) consists of 8-bit immediate data (imm) for the TRAPA instruction. TRA is set automatically by hardware when a TRAPA instruction is executed. TRA can also be modified by software.





### **5.2.2 Exception Event Register (EXPEVT)**

The exception event register (EXPEVT) consists of a 12-bit exception code. The exception code set in EXPEVT is that for a reset or general exception event. The exception code is set automatically by hardware when an exception occurs. EXPEVT can also be modified by software.







### **5.2.3 Interrupt Event Register (INTEVT)**

The interrupt event register (INTEVT) consists of a 14-bit exception code. The exception code is set automatically by hardware when an exception occurs. INTEVT can also be modified by software.







# **5.3 Exception Handling Functions**

### **5.3.1 Exception Handling Flow**

In exception handling, the contents of the program counter (PC), status register (SR), and R15 are saved in the saved program counter (SPC), saved status register (SSR), and saved general register15 (SGR), and the CPU starts execution of the appropriate exception handling routine according to the vector address. An exception handling routine is a program written by the user to handle a specific exception. The exception handling routine is terminated and control returned to the original program by executing a return-from-exception instruction (RTE). This instruction restores the PC and SR contents and returns control to the normal processing routine at the point at which the exception occurred. The SGR contents are not written back to R15 with an RTE instruction.

The basic processing flow is as follows. For the meaning of the SR bits, see section 2, Programming Model.

- 1. The PC, SR, and R15 contents are saved in SPC, SSR, and SGR, respectively.
- 2. The block bit (BL) in SR is set to 1.
- 3. The mode bit (MD) in SR is set to 1.
- 4. The register bank bit (RB) in SR is set to 1.
- 5. In a reset, the FPU disable bit (FD) in SR is cleared to 0.
- 6. The exception code is written to bits 11 to 0 of the exception event register (EXPEVT) or interrupt event register (INTEVT).
- 7. The CPU branches to the determined exception handling vector address, and the exception handling routine begins.

# **5.3.2 Exception Handling Vector Addresses**

The reset vector address is fixed at H'A0000000. Exception and interrupt vector addresses are determined by adding the offset for the specific event to the vector base address, which is set by software in the vector base register (VBR). In the case of the TLB miss exception, for example, the offset is H'00000400, so if H'9C080000 is set in VBR, the exception handling vector address will be H'9C080400. If a further exception occurs at the exception handling vector address, a duplicate exception will result, and recovery will be difficult; therefore, addresses that are not to be converted (in P1 and P2 areas) should be specified for vector addresses.

# **5.4 Exception Types and Priorities**

Table 5.3 shows the types of exceptions, with their relative priorities, vector addresses, and exception/interrupt codes.

#### **Table 5.3 Exceptions**







Notes: 1. When UBDE in CBCR = 1,  $PC = DBR$ . In other cases,  $PC = VBR + H'100$ .

 2. Priority is first assigned by priority level, then by priority order within each level (the lowest number represents the highest priority).

3. Control passes to H'A000 0000 in a reset, and to [VBR + offset] in other cases.

4. Stored in EXPEVT for a reset or general exception, and in INTEVT for an interrupt.



# **5.5 Exception Flow**

### **5.5.1 Exception Flow**

Figure 5.1 shows an outline flowchart of the basic operations in instruction execution and exception handling. For the sake of clarity, the following description assumes that instructions are executed sequentially, one by one. Figure 5.1 shows the relative priority order of the different kinds of exceptions (reset, general exception, and interrupt). Register settings in the event of an exception are shown only for SSR, SPC, SGR, EXPEVT/INTEVT, SR, and PC. However, other registers may be set automatically by hardware, depending on the exception. For details, see section 5.6, Description of Exceptions. Also, see section 5.6.4, Priority Order with Multiple Exceptions, for exception handling during execution of a delayed branch instruction and a delay slot instruction, or in the case of instructions in which two data accesses are performed.





#### **Figure 5.1 Instruction Execution and Exception Handling**



### **5.5.2 Exception Source Acceptance**

A priority ranking is provided for all exceptions for use in determining which of two or more simultaneously generated exceptions should be accepted. Five of the general exceptions—general illegal instruction exception, slot illegal instruction exception, general FPU disable exception, slot FPU disable exception, and unconditional trap exception—are detected in the process of instruction decoding, and do not occur simultaneously in the instruction pipeline. These exceptions therefore all have the same priority. General exceptions are detected in the order of instruction execution. However, exception handling is performed in the order of instruction flow (program order). Thus, an exception for an earlier instruction is accepted before that for a later instruction. An example of the order of acceptance for general exceptions is shown in figure 5.2.



**Figure 5.2 Example of General Exception Acceptance Order** 

RENESAS

### **5.5.3 Exception Requests and BL Bit**

When the BL bit in SR is 0, exceptions and interrupts are accepted.

When the BL bit in SR is 1 and an exception other than a user break is generated, the CPU's internal registers and the registers of the other modules are set to their states following a manual reset, and the CPU branches to the same address as in a reset (H'A0000000). For the operation in the event of a user break, see section 29, User Break Controller (UBC). If an ordinary interrupt occurs, the interrupt request is held pending and is accepted after the BL bit has been cleared to 0 by software. If a nonmaskable interrupt (NMI) occurs, it can be held pending or accepted according to the setting made by software.

Thus, normally, SPC and SSR are saved and then the BL bit in SR is cleared to 0, to enable multiple exception state acceptance.

### **5.5.4 Return from Exception Handling**

The RTE instruction is used to return from exception handling. When the RTE instruction is executed, the SPC contents are restored to PC and the SSR contents to SR, and the CPU returns from the exception handling routine by branching to the SPC address. If SPC and SSR were saved to external memory, set the BL bit in SR to 1 before restoring the SPC and SSR contents and issuing the RTE instruction.



# **5.6 Description of Exceptions**

The various exception handling operations explained here are exception sources, transition address on the occurrence of exception, and processor operation when a transition is made.

### **5.6.1 Resets**

### **Power-On Reset:**

- Condition: Power-on reset request
- Operations:

Exception code H'000 is set in EXPEVT, initialization of the CPU and on-chip peripheral module is carried out, and then a branch is made to the reset vector (H'A0000000). For details, see the register descriptions in the relevant sections. A power-on reset should be executed when power is supplied.

### **Manual Reset:**

Condition:

Manual reset request

• Operations:

Exception code H'020 is set in EXPEVT, initialization of the CPU and on-chip peripheral module is carried out, and then a branch is made to the branch vector (H'A0000000). The registers initialized by a power-on reset and manual reset are different. For details, see the register descriptions in the relevant sections.

### **H-UDI Reset:**

- Source: SDIR.TI $[7:4] = B'0110$  (negation) or B'0111 (assertion)
- Transition address: H'A0000000
- Transition operations:

Exception code H'000 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to  $PC = H'A0000000$ .

CPU and on-chip peripheral module initialization is performed. For details, see the register descriptions in the relevant sections.

### **Instruction TLB Multiple-Hit Exception:**

- Source: Multiple ITLB address matches
- Transition address: H'A0000000
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

Exception code H'140 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to  $PC = H'A0000000$ .

CPU and on-chip peripheral module initialization is performed in the same way as in a manual reset. For details, see the register descriptions in the relevant sections.

### **Data TLB Multiple-Hit Exception:**

- Source: Multiple UTLB address matches
- Transition address: H'A0000000
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

Exception code H'140 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to  $PC = H'A0000000$ .

CPU and on-chip peripheral module initialization is performed in the same way as in a manual reset. For details, see the register descriptions in the relevant sections.



## **5.6.2 General Exceptions**

### **Data TLB Miss Exception:**

- Source: Address mismatch in UTLB address comparison
- Transition address: VBR + H'00000400
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'040 (for a read access) or H'060 (for a write access) is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0400$ .

To speed up TLB miss processing, the offset is separate from that of other exceptions.

```
Data TLB miss exception()
{ 
   TEA = EXCEPTION ADDRESS;
   PTEH.VPN = PAGE NUMBER;
   SPC = PC:
   SSR = SR;SGR = R15; EXPEVT = read_access ? H'0000 0040 : H'0000 0060; 
   SRMD = 1:
   SR.RB = 1:
   SR.BL = 1:
    PC = VBR + H'0000 0400; 
}
```
#### **Instruction TLB Miss Exception:**

- Source: Address mismatch in ITLB address comparison
- Transition address: VBR + H'00000400
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'40 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0400$ .

To speed up TLB miss processing, the offset is separate from that of other exceptions.

```
ITLB_miss_exception() 
{ 
    TEA = EXCEPTION_ADDRESS; 
   PTEH.VPN = PAGE_NUMBER;
   SPC = PC;SSR = SRSGR = R15; EXPEVT = H'0000 0040; 
   SR.MD = 1;SR.RB = 1;
   SR.BL = 1;
    PC = VBR + H'0000 0400; 
}
```


### **Initial Page Write Exception:**

- Source: TLB is hit in a store access, but dirty bit  $D = 0$
- Transition address: VBR + H'00000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'080 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0100$ .

```
Initial_write_exception() 
{ 
    TEA = EXCEPTION_ADDRESS; 
   PTEH. VPN = PAGE_NUMBER;
   SPC = PC;SSR = SR;SGR = R15; EXPEVT = H'0000 0080; 
   SR.MD = 1;
   SR.RB = 1;
   SR.BL = 1;
    PC = VBR + H'0000 0100; 
}
```


#### **Data TLB Protection Violation Exception:**

• Source: The access does not accord with the UTLB protection information (PR bits) shown below.



- Transition address: VBR + H'00000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0A0 (for a read access) or H'0C0 (for a write access) is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0100$ .

```
Data_TLB_protection_violation_exception() 
{ 
    TEA = EXCEPTION_ADDRESS; 
    PTEH.VPN = PAGE_NUMBER; 
   SPC = PC;SSR = SR;
   SGR = R15; EXPEVT = read_access ? H'0000 00A0 : H'0000 00C0; 
   SR.MD = 1;
   SR.RB = 1;
   SR.BL = 1; PC = VBR + H'0000 0100; 
}
```


### **Instruction TLB Protection Violation Exception:**

• Source: The access does not accord with the ITLB protection information (PR bits) shown below.



- Transition address: VBR + H'00000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0A0 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0100$ .

```
ITLB_protection_violation_exception() 
{ 
    TEA = EXCEPTION_ADDRESS; 
   PTEH.VPN = PAGE NUMBER;
   SPC = PC;SSR = SRSGR = R15;
    EXPEVT = H'0000 00A0; 
   SR.MD = 1;
   SR.RB = 1;
   SR.BL = 1;
    PC = VBR + H'0000 0100;
```
}

#### **Data Address Error:**

- Sources:
	- Word data access from other than a word boundary  $(2n +1)$
	- Longword data access from other than a longword data boundary  $(4n +1, 4n + 2, or 4n +3)$
	- Quadword data access from other than a quadword data boundary  $(8n +1, 8n + 2, 8n +3, 8n)$  $+ 4$ ,  $8n + 5$ ,  $8n + 6$ , or  $8n + 7$ )
	- Access to area H'80000000 to H'FFFFFFFF in user mode

Areas H'E0000000 to H'E3FFFFFF and H'E5000000 to H'E5FFFFFF can be accessed in user mode. For details, see section 7, Memory Management Unit (MMU) and section 9, L Memory.

- Transition address: VBR + H'0000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0E0 (for a read access) or H'100 (for a write access) is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0100$ . For details, see section 7, Memory Management Unit (MMU).

```
Data address error()
{ 
   TEA = EXCEPTION ADDRESS;
   PTEH.VPN = PAGE NUMBER;
   SPC = PC;SSR = SR:
   SGR = R15:
    EXPEVT = read_access? H'0000 00E0: H'0000 0100; 
   SR.MD = 1:
   SR.RB = 1;
   SR.BL = 1; PC = VBR + H'0000 0100; 
}
```
### **Instruction Address Error:**

- Sources:
	- Instruction fetch from other than a word boundary  $(2n +1)$
	- Instruction fetch from area H'80000000 to H'FFFFFFFF in user mode Area H'E5000000 to H'E5FFFFFF can be accessed in user mode. For details, see section 9, L Memory.
- Transition address: VBR + H'00000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in the SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0E0 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0100$ . For details, see section 7, Memory Management Unit (MMU).

```
Instruction_address_error() 
{ 
   TEA = EXCEPTION ADDRESS;
    PTEH.VPN = PAGE_NUMBER; 
   SPC = PC;
   SSR = SRSGR = R15; EXPEVT = H'0000 00E0; 
   SR.MD = 1;
   SR.RB = 1;
   SR.BL = 1;
    PC = VBR + H'0000 0100;
```
### **Unconditional Trap:**

- Source: Execution of TRAPA instruction
- Transition address: VBR + H'00000100
- Transition operations:

As this is a processing-completion-type exception, the PC contents for the instruction following the TRAPA instruction are saved in SPC. The value of SR and R15 when the TRAPA instruction is executed are saved in SSR and SGR. The 8-bit immediate value in the TRAPA instruction is multiplied by 4, and the result is set in TRA [9:0]. Exception code H'160 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC =$  $VBR + H'0100.$ 

```
TRAPA_exception() 
{ 
   SPC = PC + 2;SSR = SR;SGR = R15;TRA = \text{imm} \leq 2;
    EXPEVT = H'0000 0160; 
   SR.MD = 1:
   SR.RB = 1:
   SR.BL = 1;PC = VBR + H'0000 0100;}
```
### **General Illegal Instruction Exception:**

- Sources:
	- Decoding of an undefined instruction not in a delay slot
		- Delayed branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT/S, BF/S Undefined instruction: H'FFFD
	- Decoding in user mode of a privileged instruction not in a delay slot Privileged instructions: LDC, STC, RTE, LDTLB, SLEEP, but excluding LDC/STC instructions that access GBR
- Transition address: VBR + H'00000100
- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'180 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H<sup>0</sup>100$ . Operation is not guaranteed if an undefined code other than H'FFFD is decoded.

```
General_illegal_instruction_exception() 
{ 
   SPC = PC;SSR = SR;SGR = R15; EXPEVT = H'0000 0180; 
   SR.MD = 1;
   SR.RB = 1;
   SR.BL = 1;
    PC = VBR + H'0000 0100; 
}
```
#### **Slot Illegal Instruction Exception:**

- Sources:
	- Decoding of an undefined instruction in a delay slot Delayed branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT/S, BF/S Undefined instruction: H'FFFD
	- Decoding of an instruction that modifies PC in a delay slot Instructions that modify PC: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT, BF, BT/S, BF/S, TRAPA, LDC Rm,SR, LDC.L @Rm+,SR, ICBI, PREFI
	- Decoding in user mode of a privileged instruction in a delay slot Privileged instructions: LDC, STC, RTE, LDTLB, SLEEP, but excluding LDC/STC instructions that access GBR
	- Decoding of a PC-relative MOV instruction or MOVA instruction in a delay slot
- Transition address: VBR + H'000 0100
- Transition operations:

The PC contents for the preceding delayed branch instruction are saved in SPC. The SR and R15 contents when this exception occurred are saved in SSR and SGR.

Exception code H'1A0 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H<sup>0</sup>100$ . Operation is not guaranteed if an undefined code other than H'FFFD is decoded.

```
Slot illegal instruction exception()
{ 
   SPC = PC - 2;SSR = SR;SGR = R15; EXPEVT = H'0000 01A0; 
   SR.MD = 1:
   SR.RB = 1:
   SR.BL = 1:
    PC = VBR + H'0000 0100; 
}
```


### **General FPU Disable Exception:**

- Source: Decoding of an FPU instruction\* not in a delay slot with  $SR.FD = 1$
- Transition address: VBR + H'00000100
- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'800 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0100$ .

Note: \* FPU instructions are instructions in which the first 4 bits of the instruction code are F (but excluding undefined instruction H'FFFD), and the LDS, STS, LDS.L, and STS.L instructions corresponding to FPUL and FPSCR.

```
General_fpu_disable_exception() 
{ 
   SPC = PC;SSR = SR;
   SGR = R15; EXPEVT = H'0000 0800; 
   SR.MD = 1;SR.RB = 1;
   SR.BL = 1;
    PC = VBR + H'0000 0100; 
}
```
### **Slot FPU Disable Exception:**

- Source: Decoding of an FPU instruction in a delay slot with SR.FD = 1
- Transition address: VBR + H'00000100
- Transition operations:

The PC contents for the preceding delayed branch instruction are saved in SPC. The SR and R15 contents when this exception occurred are saved in SSR and SGR.

Exception code H'820 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0100$ .

```
Slot fpu disable exception()
{ 
   SPC = PC - 2;SSR = SR;SGR = R15; EXPEVT = H'0000 0820; 
   SR.MD = 1;SR.RB = 1:
   SR.BL = 1; PC = VBR + H'0000 0100; 
}
```


### **Pre-Execution User Break/Post-Execution User Break:**

- Source: Fulfilling of a break condition set in the user break controller
- Transition address: VBR + H'00000100, or DBR
- Transition operations:

In the case of a post-execution break, the PC contents for the instruction following the instruction at which the breakpoint is set are set in SPC. In the case of a pre-execution break, the PC contents for the instruction at which the breakpoint is set are set in SPC.

The SR and R15 contents when the break occurred are saved in SSR and SGR. Exception code H'1E0 is set in EXPEVT.

The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0100$ . It is also possible to branch to PC = DBR.

For details of PC, etc., when a data break is set, see section 29, User Break Controller (UBC).

```
User_break_exception() 
{ 
   SPC = (pre\_execution break? PC : PC + 2);SSR = SR;SGR = R15; EXPEVT = H'0000 01E0; 
   SR.MD = 1;SR.RB = 1;
   SR.BL = 1; PC = (BRCR.UBDE==1 ? DBR : VBR + H'0000 0100); 
}
```
### **FPU Exception:**

- Source: Exception due to execution of a floating-point operation
- Transition address: VBR + H'00000100
- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR . The R15 contents at this time are saved in SGR. Exception code H'120 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR +$ H'0100.

```
FPU_exception() 
{ 
   SPC = PC;SSR = SR;SGR = R15; EXPEVT = H'0000 0120; 
   SR.MD = 1;SR.RB = 1;
   SR.BL = 1; PC = VBR + H'0000 0100; 
}
```


### **5.6.3 Interrupts**

### **NMI (Nonmaskable Interrupt):**

- Source: NMI pin edge detection
- Transition address: VBR + H'00000600
- Transition operations:

The PC and SR contents for the instruction immediately after this exception is accepted are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'1C0 is set in INTEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to  $PC = VBR + H'0600$ . When the BL bit in SR is 0, this interrupt is not masked by the interrupt mask bits in SR, and is accepted at the highest priority level. When the BL bit in SR is 1, a software setting can specify whether this interrupt is to be masked or accepted.

```
NMI() 
{ 
   SPC = PC;SSR = SR;
   SGR = R15;
    INTEVT = H'0000 01C0; 
   SR.MD = 1;SR.RB = 1;
   SR.BL = 1; PC = VBR + H'0000 0600; 
}
```


### **General Interrupt Request:**

- Source: The interrupt mask level bits setting in SR is smaller than the interrupt level of interrupt request, and the BL bit in SR is 0 (accepted at instruction boundary).
- Transition address: VBR + H'00000600
- Transition operations:

The PC contents immediately after the instruction at which the interrupt is accepted are set in SPC. The SR and R15 contents at the time of acceptance are set in SSR and SGR.

The code corresponding to the each interrupt source is set in INTEVT. The BL, MD, and RB bits are set to 1 in SR, and a branch is made to VBR + H'0600.

```
Module_interruption()
```

```
{ 
   SPC = PC;SSR = SRSGR = R15;
    INTEVT = H'0000 0400 ~ H'0000 3FE0; 
   SR.MD = 1;
   SR.RB = 1;
   SR.BL = 1;
    if (cond) SR.IMASK = level_of accepted_interrupt (); 
    PC = VBR + H'0000 0600; 
}
```
### **5.6.4 Priority Order with Multiple Exceptions**

With some instructions, such as instructions that make two accesses to memory, and the indivisible pair comprising a delayed branch instruction and delay slot instruction, multiple exceptions occur. Care is required in these cases, as the exception priority order differs from the normal order.



Instructions that make two accesses to memory

With MAC instructions, memory-to-memory arithmetic/logic instructions, TAS instructions, and MOVUA instructions, two data transfers are performed by a single instruction, and an exception will be detected for each of these data transfers. In these cases, therefore, the following order is used to determine priority.

- 1. Data address error in first data transfer
- 2. TLB miss in first data transfer
- 3. TLB protection violation in first data transfer
- 4. Initial page write exception in first data transfer
- 5. Data address error in second data transfer
- 6. TLB miss in second data transfer
- 7. TLB protection violation in second data transfer
- 8. Initial page write exception in second data transfer
- Indivisible delayed branch instruction and delay slot instruction

As a delayed branch instruction and its associated delay slot instruction are indivisible, they are treated as a single instruction. Consequently, the priority order for exceptions that occur in these instructions differs from the usual priority order. The priority order shown below is for the case where the delay slot instruction has only one data transfer.

- 1. A check is performed for the interrupt type and re-execution type exceptions of priority levels 1 and 2 in the delayed branch instruction.
- 2. A check is performed for the interrupt type and re-execution type exceptions of priority levels 1 and 2 in the delay slot instruction.
- 3. A check is performed for the completion type exception of priority level 2 in the delayed branch instruction.
- 4. A check is performed for the completion type exception of priority level 2 in the delay slot instruction.
- 5. A check is performed for priority level 3 in the delayed branch instruction and priority level 3 in the delay slot instruction. (There is no priority ranking between these two.)
- 6. A check is performed for priority level 4 in the delayed branch instruction and priority level 4 in the delay slot instruction. (There is no priority ranking between these two.)

If the delay slot instruction has a second data transfer, two checks are performed in step 2, as in the above case (Instructions that make two accesses to memory).

If the accepted exception (the highest-priority exception) is a delay slot instruction reexecution type exception, the branch instruction PR register write operation (PC  $\rightarrow$  PR operation performed in a BSR, BSRF, or JSR instruction) is not disabled. Note that in this case, the contents of PR register are not guaranteed.



# **5.7 Usage Notes**

- 1. Return from exception handling
	- A. Check the BL bit in SR with software. If SPC and SSR have been saved to memory, set the BL bit in SR to 1 before restoring them.
	- B. Issue an RTE instruction. When RTE is executed, the SPC contents are saved in PC, the SSR contents are saved in SR, and branch is made to the SPC address to return from the exception handling routine.
- 2. If an exception or interrupt occurs when BL bit in  $SR = 1$ 
	- A. Exception

When an exception other than a user break occurs, a manual reset is executed. The value in EXPEVT at this time is H'00000020; the SPC and SSR contents are undefined.

B. Interrupt

If an ordinary interrupt occurs, the interrupt request is held pending and is accepted after the BL bit in SR has been cleared to 0 by software. If a nonmaskable interrupt (NMI) occurs, it can be held pending or accepted according to the setting made by software. In sleep mode, however, an interrupt is accepted even if the BL bit in SR is set to 1.

- 3. SPC when an exception occurs
	- A. Re-execution type exception

The PC value for the instruction at which the exception occurred is set in SPC, and the instruction is re-executed after returning from the exception handling routine. If an exception occurs in a delay slot instruction, however, the PC value for the delayed branch instruction is saved in SPC regardless of whether or not the preceding delay slot instruction condition is satisfied.

B. Completion type exception or interrupt

The PC value for the instruction following that at which the exception occurred is set in SPC. If an exception occurs in a branch instruction with delay slot, however, the PC value for the branch destination is saved in SPC.

- 4. RTE instruction delay slot
	- A. The instruction in the delay slot of the RTE instruction is executed only after the value saved in SSR has been restored to SR. The acceptance of the exception related to the instruction access is determined depending on SR before restoring, while the acceptance of other exceptions is determined depending on the processing mode by SR after restoring or the BL bit. The completion type exception is accepted before branching to the destination of RTE instruction. However, if the re-execution type exception is occurred, the operation cannot be guaranteed.
	- B. The user break is not accepted by the instruction in the delay slot of the RTE instruction.
- 5. Changing the SR register value and accepting exception
	- A. When the MD or BL bit in the SR register is changed by the LDC instruction, the acceptance of the exception is determined by the changed SR value, starting from the next instruction.\* In the completion type exception, an exception is accepted after the next instruction has been executed. However, an interrupt of completion type exception is accepted before the next instruction is executed.
- Note: \* When the LDC instruction for SR is executed, following instructions are fetched again and the instruction fetch exception is evaluated again by the changed SR.


# Section 6 Floating-Point Unit (FPU)

# **6.1 Features**

The FPU has the following features.

- Conforms to IEEE754 standard
- 32 single-precision floating-point registers (can also be referenced as 16 double-precision registers)
- Two rounding modes: Round to Nearest and Round to Zero
- Two denormalization modes: Flush to Zero and Treat Denormalized Number
- Six exception sources: FPU Error, Invalid Operation, Divide By Zero, Overflow, Underflow, and Inexact
- Comprehensive instructions: Single-precision, double-precision, graphics support, and system control
- Following three instructions are added in the SH-4A FSRRA, FSCA, and FPCHG

When the FD bit in SR is set to 1, the FPU cannot be used, and an attempt to execute an FPU instruction will cause an FPU disable exception (general FPU disable exception or slot FPU disable exception).



# **6.2 Data Formats**

#### **6.2.1 Floating-Point Format**

A floating-point number consists of the following three fields:

- Sign bit (s)
- Exponent field (e)
- Fraction field (f)

The SH-4A can handle single-precision and double-precision floating-point numbers, using the formats shown in figures 6.1 and 6.2.



**Figure 6.1 Format of Single-Precision Floating-Point Number** 



#### **Figure 6.2 Format of Double-Precision Floating-Point Number**

The exponent is expressed in biased form, as follows:

 $e = E + bias$ 

The range of unbiased exponent E is  $E_{min} - 1$  to  $E_{max} + 1$ . The two values  $E_{min} - 1$  and  $E_{max} + 1$  are distinguished as follows.  $E_{min} - 1$  indicates zero (both positive and negative sign) and a denormalized number, and  $E_{\text{max}} + 1$  indicates positive or negative infinity or a non-number (NaN). Table 6.1 shows floating-point formats and parameters.

<b>Parameter</b>	<b>Single-Precision</b>	<b>Double-Precision</b>
Total bit width	32 bits	64 bits
Sign bit	1 bit	1 bit
<b>Exponent field</b>	8 bits	11 bits
<b>Fraction field</b>	23 bits	52 bits
Precision	24 bits	53 bits
<b>Bias</b>	$+127$	$+1023$
$\mathsf{E}_{\scriptscriptstyle \sf max}$	$+127$	$+1023$
$\mathsf{E}_{\min}$	$-126$	$-1022$

**Table 6.1 Floating-Point Number Formats and Parameters** 

Floating-point number value v is determined as follows:

If  $E = E_{max} + 1$  and  $f \neq 0$ , v is a non-number (NaN) irrespective of sign s If  $E = E_{max} + 1$  and  $f = 0$ ,  $v = (-1)^s$  (infinity) [positive or negative infinity] If  $E_{\text{min}} \leq E \leq E_{\text{max}}$ ,  $v = (-1)^{52^{E}} (1.f)$  [normalized number] If  $E = E_{min} - 1$  and  $f \neq 0$ ,  $v = (-1)^{s} 2^{E_{min}} (0.f)$  [denormalized number] If  $E = E_{min} - 1$  and  $f = 0$ ,  $v = (-1)^{s}0$  [positive or negative zero]

Table 6.2 shows the ranges of the various numbers in hexadecimal notation. For the signaling nonnumber and quiet non-number, see section 6.2.2, Non-Numbers (NaN). For the denormalized number, see section 6.2.3, Denormalized Numbers.



# **Table 6.2 Floating-Point Ranges**





## **6.2.2 Non-Numbers (NaN)**

Figure 6.3 shows the bit pattern of a non-number (NaN). A value is NaN in the following case:

- Sign bit: Don't care
- Exponent field: All bits are 1
- Fraction field: At least one bit is 1

The NaN is a signaling NaN (sNaN) if the MSB of the fraction field is 1, and a quiet NaN (qNaN) if the MSB is 0.



## **Figure 6.3 Single-Precision NaN Bit Pattern**

An sNaN is assumed to be the input data in an operation, except the transfer instructions between registers, FABS, and FNEG, that generates a floating-point value.

- When the EN.V bit in FPSCR is 0, the operation result (output) is a qNaN.
- When the EN.V bit in FPSCR is 1, an invalid operation exception will be generated. In this case, the contents of the operation destination register are unchanged.

Following three instructions are used as transfer instructions between registers.

- FMOV FRm,FRn
- FLDS FRm,FPUL
- FSTS FPUL,FRn

If a qNaN is input in an operation that generates a floating-point value, and an sNaN has not been input in that operation, the output will always be a qNaN irrespective of the setting of the EN.V bit in FPSCR. An exception will not be generated in this case.

The qNAN values as operation results will be as follows:

- Single-precision qNaN: H'7FBF FFFF
- Double-precision qNaN: H'7FF7 FFFF FFFF FFFF



See SH-4A Software Manual for details of floating-point operations when a non-number (NaN) is input.

#### **6.2.3 Denormalized Numbers**

For a denormalized number floating-point value, the exponent field is expressed as 0, and the fraction field as a non-zero value.

When the DN bit in FPSCR of the FPU is 1, a denormalized number (source operand or operation result) is always positive or negative zero in a floating-point operation that generates a value (an operation other than transfer instructions between registers, FNEG, or FABS).

When the DN bit in FPSCR is 0, a denormalized number (source operation or operation result) is processed as it is. See SH-4A Software Manual for details of floating-point operations when a denormalized number is input.



# **6.3 Register Descriptions**

## **6.3.1 Floating-Point Registers**

Figure 6.4 shows the floating-point register configuration. There are thirty-two 32-bit floatingpoint registers comprised with two banks: FPR0\_BANK0 to FPR15\_BANK0, and FPR0\_BANK1 to FPR15\_BANK1. These thirty-two registers are referenced as FR0 to FR15, DR0/2/4/6/8/10/12/14, FV0/4/8/12, XF0 to XF15, XD0/2/4/6/8/10/12/14, and XMTRX. Corresponding registers to FPR0\_BANK0 to FPR15\_BANK0, and FPR0\_BANK1 to FPR15\_BANK1 are determined according to the FR bit of FPSCR.

- 1. Floating-point registers, FPRi\_BANKj (32 registers) FPR0\_BANK0 to FPR15\_BANK0 FPR0\_BANK1 to FPR15\_BANK1
- 2. Single-precision floating-point registers, FRi (16 registers) When FPSCR.FR = 0, FR0 to FR15 are allocated to FPR0\_BANK0 to FPR15\_BANK0; when FPSCR.FR = 1, FR0 to FR15 are allocated to FPR0\_BANK1 to FPR15\_BANK1.
- 3. Double-precision floating-point registers, DRi (8 registers): A DR register comprises two FR registers.  $DR0 = \{FR0, FR1\}$ ,  $DR2 = \{FR2, FR3\}$ ,  $DR4 = \{FR4, FR5\}$ ,  $DR6 = \{FR6, FR7\}$ ,  $DR8 = {FR8, FR9}, DR10 = {FR10, FR11}, DR12 = {FR12, FR13}, DR14 = {FR14, FR15}$
- 4. Single-precision floating-point vector registers, FVi (4 registers): An FV register comprises four FR registers.  $FV0 = \{FR0, FR1, FR2, FR3\}, FV4 = \{FR4, FR5, FR6, FR7\},$  $FV8 = {FR8, FR9, FR10, FR11}, FV12 = {FR12, FR13, FR14, FR15}$
- 5. Single-precision floating-point extended registers, XFi (16 registers) When FPSCR.FR =  $0$ , XF0 to XF15 are allocated to FPR0\_BANK1 to FPR15\_BANK1; when FPSCR.FR  $= 1$ , XF0 to XF15 are allocated to FPR0\_BANK0 to FPR15\_BANK0.
- 6. Double-precision floating-point extended registers, XDi (8 registers): An XD register comprises two XF registers.  $XD0 = \{XF0, XF1\}, XD2 = \{XF2, XF3\}, XD4 = \{XF4, XF5\}, XD6 = \{XF6, XF7\}.$  $XD8 = {XF8, XF9}, XD10 = {XF10, XF11}, XD12 = {XF12, XF13}, XD14 = {XF14, XF15}$

7. Single-precision floating-point extended register matrix, XMTRX: XMTRX comprises all 16 XF registers.



	$FPSCR.FR = 1$ $FPSCR.FR = 0$					
FV <sub>0</sub>	DR <sub>0</sub>	FR <sub>0</sub>	FPR0 BANK0	XF <sub>0</sub>	XD0	<b>XMTRX</b>
		FR <sub>1</sub>	FPR1 BANK0	XF <sub>1</sub>		
	DR <sub>2</sub>	FR <sub>2</sub>	FPR2 BANK0	XF <sub>2</sub>	XD <sub>2</sub>	
		FR <sub>3</sub>	FPR3 BANK0	XF <sub>3</sub>		
FV4	DR <sub>4</sub>	FR4	FPR4 BANK0	XF4	XD4	
		FR <sub>5</sub>	FPR5 BANK0	XF <sub>5</sub>		
	DR <sub>6</sub>	FR <sub>6</sub>	FPR6 BANK0	XF <sub>6</sub>	XD <sub>6</sub>	
		FR <sub>7</sub>	FPR7 BANK0	XF7		
FV <sub>8</sub>	DR <sub>8</sub>	FR <sub>8</sub>	FPR8 BANK0	XF8	XD8	
		FR9	FPR9 BANK0	XF9		
	DR10 FR10		FPR10 BANK0	<b>XF10</b>	XD <sub>10</sub>	
		<b>FR11</b>	FPR11 BANK0	<b>XF11</b>		
<b>FV12</b>	DR12 FR12		FPR12 BANK0	<b>XF12</b>	XD <sub>12</sub>	
		<b>FR13</b>	FPR13 BANK0	<b>XF13</b>		
	DR14 FR14		FPR14 BANK0	<b>XF14</b>	XD <sub>14</sub>	
		<b>FR15</b>	FPR15 BANK0	<b>XF15</b>		
<b>XMTRX</b>	XD <sub>0</sub>	XF <sub>0</sub>	FPR0 BANK1	FR <sub>0</sub>	DR <sub>0</sub>	FV <sub>0</sub>
		XF <sub>1</sub>	FPR1 BANK1	FR1		
	XD <sub>2</sub>	XF <sub>2</sub>	FPR2 BANK1	FR <sub>2</sub>	DR <sub>2</sub>	
		XF <sub>3</sub>	FPR3 BANK1	FR <sub>3</sub>		
	XD4	XF4	FPR4 BANK1	FR <sub>4</sub>	DR4	FV4
		XF <sub>5</sub>	FPR5 BANK1	FR <sub>5</sub>		
	XD <sub>6</sub>	XF <sub>6</sub>	FPR6 BANK1	FR <sub>6</sub>	DR <sub>6</sub>	
		XF7	FPR7 BANK1	FR7		
	XD <sub>8</sub>	XF <sub>8</sub>	FPR8 BANK1	FR <sub>8</sub>	DR8	FV <sub>8</sub>
		XF <sub>9</sub>	FPR9 BANK1	FR9		
	XD10 XF10		FPR10 BANK1	<b>FR10</b>	<b>DR10</b>	
		<b>XF11</b>	FPR11 BANK1	<b>FR11</b>		
	XD12 XF12		FPR12 BANK1	<b>FR12</b>	<b>DR12</b>	<b>FV12</b>
		XF <sub>13</sub>	FPR13 BANK1	<b>FR13</b>		
	XD14 XF14		FPR14 BANK1	<b>FR14</b>	<b>DR14</b>	
		<b>XF15</b>	FPR15 BANK1	<b>FR15</b>		

**Figure 6.4 Floating-Point Registers** 

## **6.3.2 Floating-Point Status/Control Register (FPSCR)**











**Figure 6.5 Relation between SZ Bit and Endian** 





#### **Table 6.3 Bit Allocation for FPU Exception Handling**

#### **6.3.3 Floating-Point Communication Register (FPUL)**

Information is transferred between the FPU and CPU via FPUL. FPUL is a 32-bit system register that is accessed from the CPU side by means of LDS and STS instructions. For example, to convert the integer stored in general register  $R1$  to a single-precision floating-point number, the processing flow is as follows:

 $R1 \rightarrow (LDS$  instruction)  $\rightarrow$  FPUL  $\rightarrow$  (single-precision FLOAT instruction)  $\rightarrow$  FR1



# **6.4 Rounding**

In a floating-point instruction, rounding is performed when generating the final operation result from the intermediate result. Therefore, the result of combination instructions such as FMAC, FTRV, and FIPR will differ from the result when using a basic instruction such as FADD, FSUB, or FMUL. Rounding is performed once in FMAC, but twice in FADD, FSUB, and FMUL.

Which of the two rounding methods is to be used is determined by the RM bits in FPSCR.

FPSCR.RM $[1:0] = 00$ : Round to Nearest FPSCR.RM $[1:0] = 01$ : Round to Zero

**Round to Nearest:** The operation result is rounded to the nearest expressible value. If there are two nearest expressible values, the one with an LSB of 0 is selected.

If the unrounded value is  $2^{Emax} (2 - 2^{-p})$  or more, the result will be infinity with the same sign as the unrounded value. The values of Emax and P, respectively, are 127 and 24 for single-precision, and 1023 and 53 for double-precision.

**Round to Zero:** The digits below the round bit of the unrounded value are discarded.

If the unrounded value is larger than the maximum expressible absolute value, the value will become the maximum expressible absolute value with the same sign as unrounded value.



# **6.5 Floating-Point Exceptions**

#### **6.5.1 General FPU Disable Exceptions and Slot FPU Disable Exceptions**

FPU-related exceptions are occurred when an FPU instruction is executed with SR.FD set to 1. When the FPU instruction is in other than delayed slot, the general FPU disable exception is occurred. When the FPU instruction is in the delay slot, the slot FPU disable exception is occurred.

## **6.5.2 FPU Exception Sources**

The exception sources are as follows:

- FPU error (E): When FPSCR.DN = 0 and a denormalized number is input
- Invalid operation (V): In case of an invalid operation, such as NaN input
- Division by zero (Z): Division with a zero divisor
- Overflow (O): When the operation result overflows
- Underflow (U): When the operation result underflows
- Inexact exception (I): When overflow, underflow, or rounding occurs

The FPU exception cause field in FPSCR contains bits corresponding to all of above sources E, V, Z, O, U, and I, and the FPU exception flag and enable fields in FPSCR contain bits corresponding to sources V, Z, O, U, and I, but not E. Thus, FPU errors cannot be disabled.

When an FPU exception occurs, the corresponding bit in the FPU exception cause field is set to 1, and 1 is added to the corresponding bit in the FPU exception flag field. When an FPU exception does not occur, the corresponding bit in the FPU exception cause field is cleared to 0, but the corresponding bit in the FPU exception flag field remains unchanged.

## **6.5.3 FPU Exception Handling**

FPU exception handling is initiated in the following cases:

- $FPU$  error (E):  $FPSCR.DN = 0$  and a denormalized number is input
- Invalid operation (V): FPSCR.Enable.V = 1 and (instruction = FTRV or invalid operation)
- Division by zero (Z): FPSCR. Enable.  $Z = 1$  and division with a zero divisor or the input of FSRRA is zero
- Overflow (O): FPSCR. Enable.  $O = 1$  and instruction with possibility of operation result overflow
- Underflow (U): FPSCR. Enable.  $U = 1$  and instruction with possibility of operation result underflow
- Inexact exception (I): FPSCR.Enable.I = 1 and instruction with possibility of inexact operation result

All exception events that originate in the FPU are assigned as the same exception event. The meaning of an exception is determined by software by reading from FPSCR and interpreting the information it contains. Also, the destination register is not changed by any FPU exception handling operation.

If the FPU exception sources except for above are generated, the bit corresponding to source V, Z, O, U, or I is set to 1, and a default value is generated as the operation result.

- Invalid operation (V): qNaN is generated as the result.
- Division by zero (Z): Infinity with the same sign as the unrounded value is generated.
- Overflow (O):

When rounding mode  $= RZ$ , the maximum normalized number, with the same sign as the unrounded value, is generated.

When rounding mode  $= RN$ , infinity with the same sign as the unrounded value is generated.

- Underflow (U): When FPSCR.DN  $= 0$ , a denormalized number with the same sign as the unrounded value, or zero with the same sign as the unrounded value, is generated. When FPSCR.DN  $= 1$ , zero with the same sign as the unrounded value, is generated.
- Inexact exception (I): An inexact result is generated.



# **6.6 Graphics Support Functions**

The SH-4A supports two kinds of graphics functions: new instructions for geometric operations, and pair single-precision transfer instructions that enable high-speed data transfer.

## **6.6.1 Geometric Operation Instructions**

Geometric operation instructions perform approximate-value computations. To enable high-speed computation with a minimum of hardware, the SH-4A ignores comparatively small values in the partial computation results of four multiplications. Consequently, the error shown below is produced in the result of the computation:

Maximum error = MAX (individual multiplication result  $\times$  $2^{-MIN$  (number of multiplier significant digits–1, number of multiplicand significant digits–1) + MAX (result value  $\times 2^{-23},\,2^{-149})$ 

The number of significant digits is 24 for a normalized number and 23 for a denormalized number (number of leading zeros in the fractional part).

In a future version of the SH Series, the above error is guaranteed, but the same result between different processor cores is not guaranteed.

**FIPR FVm, FVn (m, n: 0, 4, 8, 12):** This instruction is basically used for the following purposes:

• Inner product  $(m \neq n)$ :

This operation is generally used for surface/rear surface determination for polygon surfaces.

Sum of square of elements  $(m = n)$ :

This operation is generally used to find the length of a vector.

Since an inexact exception is not detected by an FIPR instruction, the inexact exception (I) bit in both the FPU exception cause field and flag field are always set to 1 when an FIPR instruction is executed. Therefore, if the I bit is set in the FPU exception enable field, FPU exception handling will be executed.

**FTRV XMTRX, FVn (n: 0, 4, 8, 12):** This instruction is basically used for the following purposes:

Matrix  $(4 \times 4) \cdot$  vector (4):

This operation is generally used for viewpoint changes, angle changes, or movements called vector transformations (4-dimensional). Since affine transformation processing for angle  $+$ parallel movement basically requires a  $4 \times 4$  matrix, the SH-4A supports 4-dimensional operations.

Matrix  $(4 \times 4) \times$  matrix  $(4 \times 4)$ :

This operation requires the execution of four FTRV instructions.

Since an inexact exception is not detected by an FIRV instruction, the inexact exception (I) bit in both the FPU exception cause field and flag field are always set to 1 when an FTRV instruction is executed. Therefore, if the I bit is set in the FPU exception enable field, FPU exception handling will be executed. It is not possible to check all data types in the registers beforehand when executing an FTRV instruction. If the V bit is set in the FPU exception enable field, FPU exception handling will be executed.

**FRCHG:** This instruction modifies banked registers. For example, when the FTRV instruction is executed, matrix elements must be set in an array in the background bank. However, to create the actual elements of a translation matrix, it is easier to use registers in the foreground bank. When the LDS instruction is used on FPSCR, this instruction takes four to five cycles in order to maintain the FPU state. With the FRCHG instruction, the FR bit in FPSCR can be changed in one cycle.

## **6.6.2 Pair Single-Precision Data Transfer**

In addition to the powerful new geometric operation instructions, the SH-4A also supports highspeed data transfer instructions.

When the SZ bit is 1, the SH-4A can perform data transfer by means of pair single-precision data transfer instructions.

- FMOV DRm/XDm, DRn/XDRn (m, n: 0, 2, 4, 6, 8, 10, 12, 14)
- FMOV DRm/XDm, @Rn (m: 0, 2, 4, 6, 8, 10, 12, 14; n: 0 to 15)

These instructions enable two single-precision  $(2 \times 32$ -bit) data items to be transferred; that is, the transfer performance of these instructions is doubled.

• FSCHG

This instruction changes the value of the SZ bit in FPSCR, enabling fast switching between use and non-use of pair single-precision data transfer.





# Section 7 Memory Management Unit (MMU)

This LSI supports an 8-bit address space identifier, a 32-bit virtual address space, and a 29-bit physical address space. Address translation from virtual addresses to physical addresses is enabled by the memory management unit (MMU) in this LSI. The MMU performs high-speed address translation by caching user-created address translation table information in an address translation buffer (translation lookaside buffer: TLB).

This LSI has four instruction TLB (ITLB) entries and 64 unified TLB (UTLB) entries. UTLB copies are stored in the ITLB by hardware. A paging system is used for address translation, with four page sizes (1, 4, and 64 Kbytes, and 1 Mbyte) supported. It is possible to set the virtual address space access right and implement memory protection independently for privileged mode and user mode.

# **7.1 Overview of MMU**

The MMU was conceived as a means of making efficient use of physical memory. As shown in (0) in figure 7.1, when a process is smaller in size than the physical memory, the entire process can be mapped onto physical memory, but if the process increases in size to the point where it does not fit into physical memory, it becomes necessary to divide the process into smaller parts, and map the parts requiring execution onto physical memory as occasion arises ((1) in figure 7.1). Having this mapping onto physical memory executed consciously by the process itself imposes a heavy burden on the process. The virtual memory system was devised as a means of handling all physical memory mapping to reduce this burden ((2) in figure 7.1). With a virtual memory system, the size of the available virtual memory is much larger than the actual physical memory, and processes are mapped onto this virtual memory. Thus processes only have to consider their operation in virtual memory, and mapping from virtual memory to physical memory is handled by the MMU. The MMU is normally managed by the OS, and physical memory switching is carried out so as to enable the virtual memory required by a process to be mapped smoothly onto physical memory. Physical memory switching is performed via secondary storage, etc.

The virtual memory system that came into being in this way works to best effect in a time sharing system (TSS) that allows a number of processes to run simultaneously ((3) in figure 7.1). Running a number of processes in a TSS did not increase efficiency since each process had to take account of physical memory mapping. Efficiency is improved and the load on each process reduced by the use of a virtual memory system ((4) in figure 7.1). In this virtual memory system, virtual memory is allocated to each process. The task of the MMU is to map a number of virtual memory areas onto physical memory in an efficient manner. It is also provided with memory protection functions to prevent a process from inadvertently accessing another process's physical memory.



When address translation from virtual memory to physical memory is performed using the MMU, it may happen that the translation information has not been recorded in the MMU, or the virtual memory of a different process is accessed by mistake. In such cases, the MMU will generate an exception, change the physical memory mapping, and record the new address translation information.

Although the functions of the MMU could be implemented by software alone, having address translation performed by software each time a process accessed physical memory would be very inefficient. For this reason, a buffer for address translation (the translation lookaside buffer: TLB) is provided by hardware, and frequently used address translation information is placed here. The TLB can be described as a cache for address translation information. However, unlike a cache, if address translation fails—that is, if an exception occurs—switching of the address translation information is normally performed by software. Thus memory management can be performed in a flexible manner by software.

There are two methods by which the MMU can perform mapping from virtual memory to physical memory: the paging method, using fixed-length address translation, and the segment method, using variable-length address translation. With the paging method, the unit of translation is a fixed-size address space called a page.

In the following descriptions, the address space in virtual memory in this LSI is referred to as virtual address space, and the address space in physical memory as physical address space.





**Figure 7.1 Role of MMU** 

#### **7.1.1 Address Spaces**

**Virtual Address Space:** This LSI supports a 32-bit virtual address space, and can access a 4- Gbyte address space. The virtual address space is divided into a number of areas, as shown in figures 7.2 and 7.3. In privileged mode, the 4-Gbyte space from the P0 area to the P4 area can be accessed. In user mode, a 2-Gbyte space in the U0 area can be accessed. When the SQMD bit in the MMU control register (MMUCR) is 0, a 64-Mbyte space in the store queue area can be accessed. When the RMD bit in the on-chip memory control register (RAMCR) is 1, a 16-Mbyte space in on-chip memory area can be accessed. Accessing areas other than the U0 area, store queue area, and on-chip memory area in user mode will cause an address error.

When the AT bit in MMUCR is set to 1 and the MMU is enabled, the P0, P3, and U0 areas can be mapped onto any physical address space in 1-, 4-, or 64-Kbyte, or 1-Mbyte page units. By using an 8-bit address space identifier, the P0, P3, and U0 areas can be increased to a maximum of 256.



Mapping from the virtual address space to the 29-bit physical address space is carried out using the TLB.

**Figure 7.2 Virtual Address Space (AT in MMUCR = 0)** 





**Figure 7.3 Virtual Address Space (AT in MMUCR = 1)** 



• P0, P3, and U0 Areas:

The P0, P3, and U0 areas allow address translation using the TLB and access using the cache. When the MMU is disabled, replacing the upper 3 bits of an address with 0s gives the corresponding physical address. Whether or not the cache is used is determined by the CCR setting. When the cache is used, switching between the copy-back method and the writethrough method for write accesses is specified by the WT bit in CCR.

When the MMU is enabled, these areas can be mapped onto any physical address space in 1-, 4-, or 64-Kbyte, or 1-Mbyte page units using the TLB. When CCR is in the cache enabled state and the C bit for the corresponding page of the TLB entry is 1, accesses can be performed using the cache. When the cache is used, switching between the copy-back method and the write-through method for write accesses is specified by the WT bit of the TLB entry.

When the P0, P3, and U0 areas are mapped onto the control register area which is allocated in the area 7 in physical address space by means of the TLB, the C bit for the corresponding page must be cleared to 0.

P1 Area:

The P1 area does not allow address translation using the TLB but can be accessed using the cache.

Regardless of whether the MMU is enabled or disabled, clearing the upper 3 bits of an address to 0 gives the corresponding physical address. Whether or not the cache is used is determined by the CCR setting. When the cache is used, switching between the copy-back method and the write-through method for write accesses is specified by the CB bit in CCR.

• P2 Area:

The P2 area does not allow address translation using the TLB and access using the cache.

Regardless of whether the MMU is enabled or disabled, clearing the upper 3 bits of an address to 0 gives the corresponding physical address.

P<sub>4</sub> Area:

The P4 area is mapped onto the internal resource of this LSI. This area except the store queue and on-chip memory areas does not allow address translation using the TLB. This area cannot be accessed using the cache. The P4 area is shown in detail in figure 7.4.





**Figure 7.4 P4 Area** 

The area from H'E000 0000 to H'E3FF FFFF comprises addresses for accessing the store queues (SQs). In user mode, the access right is specified by the SQMD bit in MMUCR. For details, see section 8.7, Store Queues.

The area from H'E500 0000 to H'E5FF FFFF comprises addresses for accessing the on-chip memory. In user mode, the access right is specified by the RMD bit in RAMCR. For details, see section 9, L Memory.

The area from H'F000 0000 to H'F0FF FFFF is used for direct access to the instruction cache address array. For details, see section 8.6.1, IC Address Array.

The area from H'F100 0000 to H'F1FF FFFF is used for direct access to the instruction cache data array. For details, see section 8.6.2, IC Data Array.

The area from H'F200 0000 to H'F2FF FFFF is used for direct access to the instruction TLB address array. For details, see section 7.6.1, ITLB Address Array.

The area from H'F300 0000 to H'F37F FFFF is used for direct access to instruction TLB data array. For details, see section 7.6.2, ITLB Data Array.

The area from H'F400 0000 to H'F4FF FFFF is used for direct access to the operand cache address array. For details, see section 8.6.3, OC Address Array.

The area from H'F500 0000 to H'F5FF FFFF is used for direct access to the operand cache data array. For details, see section 8.6.4, OC Data Array.

The area from H'F600 0000 to H'F60F FFFF is used for direct access to the unified TLB address array. For details, see section 7.6.3, UTLB Address Array.

The area from H'F700 0000 to H'F70F FFFF is used for direct access to unified TLB data array. For details, see section 7.6.4, UTLB Data Array.

The area from H'F610 0000 to H'F61F FFFF is used for direct access to the PMB address array. For details, see section 7.7.5, Memory-Mapped PMB Configuration.

The area from H'F710 0000 to H'F71F FFFF is used for direct access to the PMB data array. For details, see section 7.7.5, Memory-Mapped PMB Configuration.

The area from H'FC00 0000 to H'FFFF FFFF is the on-chip peripheral module control register area. For details, see register descriptions in each section.

**Physical Address Space:** This LSI supports a 29-bit physical address space. The physical address space is divided into eight areas as shown in figure 7.5. Area 7 is a reserved area.

Only when area 7 in the physical address space is accessed using the TLB, addresses H'1C00 0000 to H'1FFF FFFF of area 7 are not designated as a reserved area, but are equivalent to the control register area in the P4 area in the virtual address space.

H'0000 0000	Area 0
H'0400 0000	Area 1
H'0800 0000	Area 2
H'0C00 0000	Area 3
H'1000 0000	Area 4
H'1400 0000	Area <sub>5</sub>
H'1800 0000	Area 6
H'1C00 0000 H'1FFF FFFF	Area 7 (reserved area)

**Figure 7.5 Physical Address Space** 

RENESAS

**Address Translation:** When the MMU is used, the virtual address space is divided into units called pages, and translation to physical addresses is carried out in these page units. The address translation table in external memory contains the physical addresses corresponding to virtual addresses and additional information such as memory protection codes. Fast address translation is achieved by caching the contents of the address translation table located in external memory into the TLB. In this LSI, basically, the ITLB is used for instruction accesses and the UTLB for data accesses. In the event of an access to an area other than the P4 area, the accessed virtual address is translated to a physical address. If the virtual address belongs to the P1 or P2 area, the physical address is uniquely determined without accessing the TLB. If the virtual address belongs to the P0, U0, or P3 area, the TLB is searched using the virtual address, and if the virtual address is recorded in the TLB, a TLB hit is made and the corresponding physical address is read from the TLB. If the accessed virtual address is not recorded in the TLB, a TLB miss exception is generated and processing switches to the TLB miss exception handling routine. In the TLB miss exception handling routine, the address translation table in external memory is searched, and the corresponding physical address and page management information are recorded in the TLB. After the return from the exception handling routine, the instruction which caused the TLB miss exception is re-executed.

**Single Virtual Memory Mode and Multiple Virtual Memory Mode:** There are two virtual memory systems, single virtual memory and multiple virtual memory, either of which can be selected with the SV bit in MMUCR. In the single virtual memory system, a number of processes run simultaneously, using virtual address space on an exclusive basis, and the physical address corresponding to a particular virtual address is uniquely determined. In the multiple virtual memory system, a number of processes run while sharing the virtual address space, and particular virtual addresses may be translated into different physical addresses depending on the process. The only difference between the single virtual memory and multiple virtual memory systems in terms of operation is in the TLB address comparison method (see section 7.3.3, Address Translation Method).

**Address Space Identifier (ASID):** In multiple virtual memory mode, an 8-bit address space identifier (ASID) is used to distinguish between multiple processes running simultaneously while sharing the virtual address space. Software can set the 8-bit ASID of the currently executing process in PTEH in the MMU. The TLB does not have to be purged when processes are switched by means of ASID.

In single virtual memory mode, ASID is used to provide memory protection for multiple processes running simultaneously while using the virtual address space on an exclusive basis.

Note: Two or more entries with the same virtual page number (VPN) but different ASID must not be set in the TLB simultaneously in single virtual memory mode.

# **7.2 Register Descriptions**

The following registers are related to MMU processing.

#### **Table 7.1 Register Configuration**



Note:  $*$  These P4 addresses are for the P4 area in the virtual address space. These area 7 addresses are accessed from area 7 in the physical address space by means of the TLB.

#### **Table 7.2 Register States in Each Processing State**



#### **7.2.1 Page Table Entry High Register (PTEH)**

PTEH consists of the virtual page number (VPN) and address space identifier (ASID). When an MMU exception or address error exception occurs, the VPN of the virtual address at which the exception occurred is set in the VPN bit by hardware. VPN varies according to the page size, but the VPN set by hardware when an exception occurs consists of the upper 22 bits of the virtual address which caused the exception. VPN setting can also be carried out by software. The number of the currently executing process is set in the ASID bit by software. ASID is not updated by hardware. VPN and ASID are recorded in the UTLB by means of the LDTLB instruction.

After the ASID field in PTEH has been updated, execute one of the following three methods before an access (including an instruction fetch) to the P0, P3, or U0 area that uses the updated ASID value is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the P0, P3, or U0 area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is 0 (initial value) before updating the ASID field, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after the ASID field has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH **Series**.







#### **7.2.2 Page Table Entry Low Register (PTEL)**

PTEL is used to hold the physical page number and page management information to be recorded in the UTLB by means of the LDTLB instruction. The contents of this register are not changed unless a software directive is issued.





#### **7.2.3 Translation Table Base Register (TTB)**

TTB is used to store the base address of the currently used page table, and so on. The contents of TTB are not changed unless a software directive is issued. This register can be used freely by software.



#### **7.2.4 TLB Exception Address Register (TEA)**

After an MMU exception or address error exception occurs, the virtual address at which the exception occurred is stored. The contents of this register can be changed by software.



## **7.2.5 MMU Control Register (MMUCR)**

The individual bits perform MMU settings as shown below. Therefore, MMUCR rewriting should be performed by a program in the P1 or P2 area.

After MMUCR has been updated, execute one of the following three methods before an access (including an instruction fetch) to the P0, P3, U0, or store queue area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the P0, P3, or U0 area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is 0 (initial value) before updating MMUCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

MMUCR contents can be changed by software. However, the LRUI and URC bits may also be updated by hardware.









RENESAS





## **7.2.6 Physical Address Space Control Register (PASCR)**

Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16  $\frac{1}{2}$  $\frac{1}{2}$  $\frac{1}{2}$  $\frac{1}{2}$  $\frac{1}{2}$  $\equiv$  $\equiv$  $\overline{\phantom{0}}$  $\equiv$  $\equiv$  $\overline{\phantom{0}}$  $\equiv$  $\equiv$  $\overline{\phantom{0}}$  $\equiv$  $\equiv$ Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W: R R R R R R R R R R R R R R R R Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 UB Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0



PASCR controls the operation in the physical address space.
#### **7.2.7 Instruction Re-Fetch Inhibit Control Register (IRMCR)**

When the specific resource is changed, IRMCR controls whether the instruction fetch is performed again for the next instruction. The specific resource means the part of control registers, TLB, and cache.

In the initial state, the instruction fetch is performed again for the next instruction after changing the resource. However, the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction every time the resource is changed. Therefore, it is recommended that each bit in IRMCR is set to 1 and the specific instruction should be executed after all necessary resources have been changed prior to execution of the program which uses changed resources.

For details on the specific sequence, see descriptions in each resource.









# **7.3 TLB Functions**

# **7.3.1 Unified TLB (UTLB) Configuration**

The UTLB is used for the following two purposes:

- 1. To translate a virtual address to a physical address in a data access
- 2. As a table of address translation information to be recorded in the ITLB in the event of an ITLB miss

The UTLB is so called because of its use for the above two purposes. Information in the address translation table located in external memory is cached into the UTLB. The address translation table contains virtual page numbers and address space identifiers, and corresponding physical page numbers and page management information. Figure 7.6 shows the UTLB configuration. The UTLB consists of 64 fully-associative type entries. Figure 7.7 shows the relationship between the page size and address format.



**Figure 7.6 UTLB Configuration** 

# [Legend]

• VPN: Virtual page number

For 1-Kbyte page: Upper 22 bits of virtual address For 4-Kbyte page: Upper 20 bits of virtual address For 64-Kbyte page: Upper 16 bits of virtual address For 1-Mbyte page: Upper 12 bits of virtual address

• ASID: Address space identifier

Indicates the process that can access a virtual page.

In single virtual memory mode and user mode, or in multiple virtual memory mode, if the SH bit is 0, this identifier is compared with the ASID in PTEH when address comparison is performed.



- SH: Share status bit When 0, pages are not shared by processes. When 1, pages are shared by processes.
- SZ[1:0]: Page size bits Specify the page size. 00: 1-Kbyte page 01: 4-Kbyte page 10: 64-Kbyte page 11: 1-Mbyte page
	- V: Validity bit Indicates whether the entry is valid. 0: Invalid 1: Valid Cleared to 0 by a power-on reset. Not affected by a manual reset.
- PPN: Physical page number

Upper 22 bits of the physical address of the physical page number.

With a 1-Kbyte page, PPN[28:10] are valid.

With a 4-Kbyte page, PPN[28:12] are valid.

With a 64-Kbyte page, PPN[28:16] are valid.

With a 1-Mbyte page, PPN[28:20] are valid.

The synonym problem must be taken into account when setting the PPN (see section 7.4.5, Avoiding Synonym Problems).

• PR[1:0]: Protection key data

2-bit data expressing the page access right as a code. 00: Can be read from only in privileged mode 01: Can be read from and written to in privileged mode

10: Can be read from only in privileged or user mode

- 11: Can be read from and written to in privileged mode or user mode
- C: Cacheability bit Indicates whether a page is cacheable. 0: Not cacheable

1: Cacheable

When the control register area is mapped, this bit must be cleared to 0.

• D: Dirty bit

Indicates whether a write has been performed to a page.

0: Write has not been performed

- 1: Write has been performed
- WT: Write-through bit Specifies the cache write mode.

0: Copy-back mode

1: Write-through mode



**Figure 7.7 Relationship between Page Size and Address Format** 



#### **7.3.2 Instruction TLB (ITLB) Configuration**

The ITLB is used to translate a virtual address to a physical address in an instruction access. Information in the address translation table located in the UTLB is cached into the ITLB. Figure 7.8 shows the ITLB configuration. The ITLB consists of four fully-associative type entries.





Notes: 1. The D and WT bits are not supported.

2. There is only one PR bit, corresponding to the upper bit of the PR bits in the UTLB.

**Figure 7.8 ITLB Configuration** 

#### **7.3.3 Address Translation Method**





**Figure 7.9 Flowchart of Memory Access Using UTLB** 





Figure 7.10 shows a flowchart of a memory access using the ITLB.

**Figure 7.10 Flowchart of Memory Access Using ITLB** 

RENESAS

# **7.4 MMU Functions**

# **7.4.1 MMU Hardware Management**

This LSI supports the following MMU functions.

- 1. The MMU decodes the virtual address to be accessed by software, and performs address translation by controlling the UTLB/ITLB in accordance with the MMUCR settings.
- 2. The MMU determines the cache access status on the basis of the page management information read during address translation (C and WT bits).
- 3. If address translation cannot be performed normally in a data access or instruction access, the MMU notifies software by means of an MMU exception.
- 4. If address translation information is not recorded in the ITLB in an instruction access, the MMU searches the UTLB. If the necessary address translation information is recorded in the UTLB, the MMU copies this information into the ITLB in accordance with the LRUI bit setting in MMUCR.

## **7.4.2 MMU Software Management**

Software processing for the MMU consists of the following:

- 1. Setting of MMU-related registers. Some registers are also partially updated by hardware automatically.
- 2. Recording, deletion, and reading of TLB entries. There are two methods of recording UTLB entries: by using the LDTLB instruction, or by writing directly to the memory-mapped UTLB. ITLB entries can only be recorded by writing directly to the memory-mapped ITLB. Deleting or reading UTLB/ITLB entries is enabled by accessing the memory-mapped UTLB/ITLB.
- 3. MMU exception handling. When an MMU exception occurs, processing is performed based on information set by hardware.



# **7.4.3 MMU Instruction (LDTLB)**

A TLB load instruction (LDTLB) is provided for recording UTLB entries. When an LDTLB instruction is issued, this LSI copies the contents of PTEH and PTEL to the UTLB entry indicated by the URC bit in MMUCR. ITLB entries are not updated by the LDTLB instruction, and therefore address translation information purged from the UTLB entry may still remain in the ITLB entry. As the LDTLB instruction changes address translation information, ensure that it is issued by a program in the P1 or P2 area.

After the LDTLB instruction has been executed, execute one of the following three methods before an access (include an instruction fetch) the area where TLB is used to translate the address is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the area where TLB is used to translate the address.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the LT bit in IRMCR is 0 (initial value) before executing the LDTLB instruction, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH series.

The operation of the LDTLB instruction is shown in figure 7.11.





**Figure 7.11 Operation of LDTLB Instruction** 

#### **7.4.4 Hardware ITLB Miss Handling**

In an instruction access, this LSI searches the ITLB. If it cannot find the necessary address translation information (ITLB miss occurred), the UTLB is searched by hardware, and if the necessary address translation information is present, it is recorded in the ITLB. This procedure is known as hardware ITLB miss handling. If the necessary address translation information is not found in the UTLB search, an instruction TLB miss exception is generated and processing passes to software.



#### **7.4.5 Avoiding Synonym Problems**

When 1- or 4-Kbyte pages are recorded in TLB entries, a synonym problem may arise. The problem is that, when a number of virtual addresses are mapped onto a single physical address, the same physical address data is recorded in a number of cache entries, and it becomes impossible to guarantee data integrity. This problem does not occur with the instruction TLB and instruction cache because data is only read in these cases. In this LSI, entry specification is performed using bits 12 to 5 of the virtual address in order to achieve fast operand cache operation. However, bits 12 to 10 of the virtual address in the case of a 1-Kbyte page, and bit 12 of the virtual address in the case of a 4-Kbyte page, are subject to address translation. As a result, bits 12 to 10 of the physical address after translation may differ from bits 12 to 10 of the virtual address.

Consequently, the following restrictions apply to the recording of address translation information in UTLB entries.

- When address translation information whereby a number of 1-Kbyte page UTLB entries are translated into the same physical address is recorded in the UTLB, ensure that the VPN[12:10] values are the same.
- When address translation information whereby a number of 4-Kbyte page UTLB entries are translated into the same physical address is recorded in the UTLB, ensure that the VPN[12] value is the same.
- Do not use 1-Kbyte page UTLB entry physical addresses with UTLB entries of a different page size.
- Do not use 4-K byte page UTLB entry physical addresses with UTLB entries of a different page size.

The above restrictions apply only when performing accesses using the cache.

Note: When multiple items of address translation information use the same physical memory to provide for future expansion of the SuperH RISC engine family, ensure that the VPN[20:10] values are the same. Also, do not use the same physical address for address translation information of different page sizes.



# **7.5 MMU Exceptions**

There are seven MMU exceptions: instruction TLB multiple hit exception, instruction TLB miss exception, instruction TLB protection violation exception, data TLB multiple hit exception, data TLB miss exception, data TLB protection violation exception, and initial page write exception. Refer to figures 7.9 and 7.10 for the conditions under which each of these exceptions occurs.

#### **7.5.1 Instruction TLB Multiple Hit Exception**

An instruction TLB multiple hit exception occurs when more than one ITLB entry matches the virtual address to which an instruction access has been made. If multiple hits occur when the UTLB is searched by hardware in hardware ITLB miss handling, an instruction TLB multiple hit exception will result.

When an instruction TLB multiple hit exception occurs, a reset is executed and cache coherency is not guaranteed.

**Hardware Processing:** In the event of an instruction TLB multiple hit exception, hardware carries out the following processing:

- 1. Sets the virtual address at which the exception occurred in TEA.
- 2. Sets exception code H'140 in EXPEVT.
- 3. Branches to the reset handling routine (H'A000 0000).

**Software Processing (Reset Routine):** The ITLB entries which caused the multiple hit exception are checked in the reset handling routine. This exception is intended for use in program debugging, and should not normally be generated.



#### **7.5.2 Instruction TLB Miss Exception**

An instruction TLB miss exception occurs when address translation information for the virtual address to which an instruction access is made is not found in the UTLB entries by the hardware ITLB miss handling routine. The instruction TLB miss exception processing carried out by hardware and software is shown below. This is the same as the processing for a data TLB miss exception.

**Hardware Processing:** In the event of an instruction TLB miss exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'040 in EXPEVT.
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.
- 9. Branches to the address obtained by adding offset H'0000 0400 to the contents of VBR, and starts the instruction TLB miss exception handling routine.

**Software Processing (Instruction TLB Miss Exception Handling Routine):** Software is responsible for searching the external memory page table and assigning the necessary page table entry. Software should carry out the following processing in order to find and assign the necessary page table entry.

- 1. Write to PTEL the values of the PPN, PR, SZ, C, D, SH, V, and WT bits in the page table entry recorded in the external memory address translation table.
- 2. When the entry to be replaced in entry replacement is specified by software, write that value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.
- 3. Execute the LDTLB instruction and write the contents of PTEH and PTEL to the TLB.
- 4. Finally, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

#### **7.5.3 Instruction TLB Protection Violation Exception**

An instruction TLB protection violation exception occurs when, even though an ITLB entry contains address translation information matching the virtual address to which an instruction access is made, the actual access type is not permitted by the access right specified by the PR bit. The instruction TLB protection violation exception processing carried out by hardware and software is shown below.

**Hardware Processing:** In the event of an instruction TLB protection violation exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'0A0 in EXPEVT.
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.
- 9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR, and starts the instruction TLB protection violation exception handling routine.

#### **Software Processing (Instruction TLB Protection Violation Exception Handling Routine):**

Resolve the instruction TLB protection violation, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.



## **7.5.4 Data TLB Multiple Hit Exception**

A data TLB multiple hit exception occurs when more than one UTLB entry matches the virtual address to which a data access has been made.

When a data TLB multiple hit exception occurs, a reset is executed, and cache coherency is not guaranteed. The contents of PPN in the UTLB prior to the exception may also be corrupted.

**Hardware Processing:** In the event of a data TLB multiple hit exception, hardware carries out the following processing:

- 1. Sets the virtual address at which the exception occurred in TEA.
- 2. Sets exception code H'140 in EXPEVT.
- 3. Branches to the reset handling routine (H'A000 0000).

**Software Processing (Reset Routine):** The UTLB entries which caused the multiple hit exception are checked in the reset handling routine. This exception is intended for use in program debugging, and should not normally be generated.

#### **7.5.5 Data TLB Miss Exception**

A data TLB miss exception occurs when address translation information for the virtual address to which a data access is made is not found in the UTLB entries. The data TLB miss exception processing carried out by hardware and software is shown below.

**Hardware Processing:** In the event of a data TLB miss exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'040 in the case of a read, or H'060 in the case of a write in EXPEVT (OCBP, OCBWB: read; OCBI, MOVCA.L: write).
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.

9. Branches to the address obtained by adding offset H'0000 0400 to the contents of VBR, and starts the data TLB miss exception handling routine.

**Software Processing (Data TLB Miss Exception Handling Routine):** Software is responsible for searching the external memory page table and assigning the necessary page table entry. Software should carry out the following processing in order to find and assign the necessary page table entry.

- 1. Write to PTEL the values of the PPN, PR, SZ, C, D, SH, V, and WT bits in the page table entry recorded in the external memory address translation table.
- 2. When the entry to be replaced in entry replacement is specified by software, write that value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.
- 3. Execute the LDTLB instruction and write the contents of PTEH and PTEL to the UTLB.
- 4. Finally, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

#### **7.5.6 Data TLB Protection Violation Exception**

A data TLB protection violation exception occurs when, even though a UTLB entry contains address translation information matching the virtual address to which a data access is made, the actual access type is not permitted by the access right specified by the PR bit. The data TLB protection violation exception processing carried out by hardware and software is shown below.

**Hardware Processing:** In the event of a data TLB protection violation exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'0A0 in the case of a read, or H'0C0 in the case of a write in EXPEVT (OCBP, OCBWB: read; OCBI, MOVCA.L: write).
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.

9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR, and starts the data TLB protection violation exception handling routine.

**Software Processing (Data TLB Protection Violation Exception Handling Routine):** Resolve the data TLB protection violation, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

## **7.5.7 Initial Page Write Exception**

An initial page write exception occurs when the D bit is 0 even though a UTLB entry contains address translation information matching the virtual address to which a data access (write) is made, and the access is permitted. The initial page write exception processing carried out by hardware and software is shown below.

**Hardware Processing:** In the event of an initial page write exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'080 in EXPEVT.
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to 1, and switches to privileged mode.
- 7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
- 8. Sets the RB bit in SR to 1.
- 9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR, and starts the initial page write exception handling routine.

**Software Processing (Initial Page Write Exception Handling Routine):** Software is responsible for the following processing:

- 1. Retrieve the necessary page table entry from external memory.
- 2. Write 1 to the D bit in the external memory page table entry.
- 3. Write to PTEL the values of the PPN, PR, SZ, C, D, WT, SH, and V bits in the page table entry recorded in external memory.
- 4. When the entry to be replaced in entry replacement is specified by software, write that value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.
- 5. Execute the LDTLB instruction and write the contents of PTEH and PTEL to the UTLB.
- 6. Finally, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

# **7.6 Memory-Mapped TLB Configuration**

To enable the ITLB and UTLB to be managed by software, their contents are allowed to be read from and written to by a program in the P2 area with a MOV instruction in privileged mode. Operation is not guaranteed if access is made from a program in another area.

After the memory-mapped TLB has been accessed, execute one of the following three methods before an access (including an instruction fetch) to an area other than the P2 area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be an area other than the P2 area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the MT bit in IRMCR is 0 (initial value) before accessing the memory-mapped TLB, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

The ITLB and UTLB are allocated to the P4 area in the virtual address space. VPN, V, and ASID in the ITLB can be accessed as an address array, PPN, V, SZ, PR, C, and SH as a data array. VPN, D, V, and ASID in the UTLB can be accessed as an address array, PPN, V, SZ, PR, C, D, WT, and SH as a data array. V and D can be accessed from both the address array side and the data array side. Only longword access is possible. Instruction fetches cannot be performed in these areas. For reserved bits, a write value of 0 should be specified; their read value is undefined.



#### **7.6.1 ITLB Address Array**

The ITLB address array is allocated to addresses H'F200 0000 to H'F2FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and VPN, V, and ASID to be written to the address array are specified in the data field.

In the address field, bits [31:24] have the value H'F2 indicating the ITLB address array and the entry is specified by bits [9:8]. As only longword access is used, 0 should be specified for address field bits [1:0].

In the data field, bits [31:10] indicate VPN, bit [8] indicates V, and bits [7:0] indicate ASID.

The following two kinds of operation can be used on the ITLB address array:

1. ITLB address array read

VPN, V, and ASID are read into the data field from the ITLB entry corresponding to the entry set in the address field.

2. ITLB address array write

VPN, V, and ASID specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.



**Figure 7.12 Memory-Mapped ITLB Address Array** 

RENESAS

## **7.6.2 ITLB Data Array**

The ITLB data array is allocated to addresses H'F300 0000 to H'F37F FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and PPN, V, SZ, PR, C, and SH to be written to the data array are specified in the data field.

In the address field, bits [31:23] have the value H'F30 indicating ITLB data array and the entry is specified by bits [9:8].

In the data field, bits [28:10] indicate PPN, bit [8] indicates V, bits [7] and [4] indicate SZ, bit [6] indicates PR, bit [3] indicates C, and bit [1] indicates SH.

The following two kinds of operation can be used on ITLB data array:

1. ITLB data array read

PPN, V, SZ, PR, C, and SH are read into the data field from the ITLB entry corresponding to the entry set in the address field.

2. ITLB data array write

PPN, V, SZ, PR, C, and SH specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.



**Figure 7.13 Memory-Mapped ITLB Data Array** 



## **7.6.3 UTLB Address Array**

The UTLB address array is allocated to addresses H'F600 0000 to H'F60F FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and VPN, D, V, and ASID to be written to the address array are specified in the data field.

In the address field, bits [31:20] have the value H'F60 indicating the UTLB address array and the entry is specified by bits [13:8]. Bit [7] that is the association bit (A bit) in the address field specifies whether address comparison is performed in a write to the UTLB address array.

In the data field, bits [31:10] indicate VPN, bit [9] indicates D, bit [8] indicates V, and bits [7:0] indicate ASID.

The following three kinds of operation can be used on the UTLB address array:

1. UTLB address array read

VPN, D, V, and ASID are read into the data field from the UTLB entry corresponding to the entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is 1 or 0.

- 2. UTLB address array write (non-associative) VPN, D, V, and ASID specified in the data field are written to the UTLB entry corresponding to the entry set in the address field. The A bit in the address field should be cleared to 0.
- 3. UTLB address array write (associative)

When a write is performed with the A bit in the address field set to 1, comparison of all the UTLB entries is carried out using the VPN specified in the data field and ASID in PTEH. The usual address comparison rules are followed, but if a UTLB miss occurs, the result is no operation, and an exception is not generated. If the comparison identifies a UTLB entry corresponding to the VPN specified in the data field, D and V specified in the data field are written to that entry. This associative operation is simultaneously carried out on the ITLB, and if a matching entry is found in the ITLB, V is written to that entry. Even if the UTLB comparison results in no operation, a write to the ITLB is performed as long as a matching entry is found in the ITLB. If there is a match in both the UTLB and ITLB, the UTLB information is also written to the ITLB.





**Figure 7.14 Memory-Mapped UTLB Address Array** 

#### **7.6.4 UTLB Data Array**

The UTLB data array is allocated to addresses H'F700 0000 to H'F70F FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32 bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and PPN, V, SZ, PR, C, D, SH, and WT to be written to data array are specified in the data field.

In the address field, bits [31:20] have the value H'F70 indicating UTLB data array and the entry is specified by bits [13:8].

In the data field, bits [28:10] indicate PPN, bit [8] indicates V, bits [7] and [4] indicate SZ, bits [6:5] indicate PR, bit [3] indicates C, bit [2] indicates D, bit [1] indicates SH, and bit [0] indicates WT.

The following two kinds of operation can be used on UTLB data array:

1. UTLB data array read

PPN, V, SZ, PR, C, D, SH, and WT are read into the data field from the UTLB entry corresponding to the entry set in the address field.

2. UTLB data array write

PPN, V, SZ, PR, C, D, SH, and WT specified in the data field are written to the UTLB entry corresponding to the entry set in the address field.







**Figure 7.15 Memory-Mapped UTLB Data Array** 

# **7.7 32-Bit Address Extended Mode**

Setting the SE bit in PASCR to 1 changes mode from 29-bit address mode which handles the 29 bit physical address space to 32-bit address extended mode which handles the 32-bit physical address space.



**Figure 7.16 Physical Address Space (32-Bit Address Extended Mode)** 

RENESAS

#### **7.7.1 Overview of 32-Bit Address Extended Mode**

In 32-bit address extended mode, the privileged space mapping buffer (PMB) is introduced. The PMB maps virtual addresses in the P1 or P2 area which are not translated in 29-bit address mode to the 32-bit physical address space. In areas which are target for address translation of the TLB (UTLB/ITLB), upper three bits in the PPN field of the UTLB or ITLB are extended and then addresses after the TLB translation can handle the 32-bit physical addresses.

As for the cache operation, P1 area is cacheable and P2 area is non-cacheable in the case of 29-bit address mode, but the cache operation of both P1 and P2 area are determined by the C bit and WT bit in the PMB in the case of 32-bit address mode.

#### **7.7.2 Transition to 32-Bit Address Extended Mode**

This LSI enters 29-bit address mode after a power-on reset. Transition is made to 32-bit address extended mode by setting the SE bit in PASCR to 1. In 32-bit address extended mode, the MMU operates as follows.

1. When the AT bit in MMUCR is 0, virtual addresses in the U0, P0, or P3 area become 32-bit physical addresses. Addresses in the P1 or P2 area are translated according to the PMB mapping information.

B'10 should be set to the upper 2 bits of virtual page number (VPN[31:30]) in the PMB in order to indicate P1 or P2 area. The operation is not guaranteed when the value except B'10 is set to these bits.

2. When the AT bit in MMUCR is 1, virtual addresses in the U0, P0, or P3 area are translated to 32-bit physical addresses according to the TLB conversion information. Addresses in the P1 or P2 area are translated according to the PMB mapping information.

B'10 should be set to the upper 2 bits of virtual page number (VPN[31:30]) in the PMB in order to indicate P1 or P2 area. The operation is not guaranteed when the value except B'10 is set to these bits.

3. Regardless of the setting of the AT bit in MMUCR, bits 31 to 29 in physical addresses become B'111 in the control register area (addresses H'FC00 0000 to H'FFFF FFFF). When the control register area is recorded in the UTLB and accessed, B'111 should be set to PPN[31:29].

# **7.7.3 Privileged Space Mapping Buffer (PMB) Configuration**

In 32-bit address extended mode, virtual addresses in the P1 or P2 area are translated according to the PMB mapping information. The PMB has 16 entries and configuration of each entry is as follows.







## [Legend]

• VPN: Virtual page number For 16-Mbyte page: Upper 8 bits of virtual address For 64-Mbyte page: Upper 6 bits of virtual address For 128-Mbyte page: Upper 5 bits of virtual address For 512-Mbyte page: Upper 3 bits of virtual address

Note: B'10 should be set to the upper 2 bits of VPN in order to indicate P1 or P2 area.

- SZ: Page size bits Specify the page size. 00: 16-Mbyte page 01: 64-Mbyte page 10: 128-Mbyte page 11: 512-Mbyte page
- V: Validity bit Indicates whether the entry is valid. 0: Invalid 1: Valid Cleared to 0 by a power-on reset. Not affected by a manual reset.
- PPN: Physical page number Upper 8 bits of the physical address of the physical page number. With a 16-Mbyte page, PPN[31:24] are valid. With a 64-Mbyte page, PPN[31:26] are valid. With a 128-Mbyte page, PPN[31:27] are valid.



With a 512-Mbyte page, PPN[31:29] are valid.

- C: Cacheability bit Indicates whether a page is cacheable. 0: Not cacheable 1: Cacheable
- WT: Write-through bit Specifies the cache write mode. 0: Copy-back mode 1: Write-through mode
- UB: Buffered write bit

Specifies whether a buffered write is performed.

- 0: Buffered write (Data access of subsequent processing proceeds without waiting for the write to complete.)
- 1: Unbuffered write (Data access of subsequent processing is stalled until the write has completed.)

#### **7.7.4 PMB Function**

This LSI supports the following PMB functions.

- 1. Only memory-mapped write can be used for writing to the PMB. The LDTLB instruction cannot be used to write to the PMB.
- 2. Software must ensure that every accessed P1 or P2 address has a corresponding PMB entry before the access occurs. When an access to an address in the P1 or P2 area which is not recorded in the PMB is made, this LSI is reset by the TLB. In this case, the accessed address in the P1 or P2 area which causes the TLB reset is stored in the TEA and code H′140 in the **EXPEVT**
- 3. This LSI does not guarantee the operation when multiple hit occurs in the PMB. Special care should be taken when the PMB mapping information is recorded by software.
- 4. The PMB does not have an associative write function.
- 5. Since there is no PR field in the PMB, read/write protection cannot be preformed. The address translation target of the PMB is the P1 or P2 address. In user mode access, an address error exception occurs.
- 6. Both entries from the UTLB and PMB are mixed and recorded in the ITLB by means of the hardware ITLB miss handling. However, these entries can be identified by checking whether

VPN[31:30] is 10 or not. When an entry from the PMB is recorded in the ITLB, H′00, 01, and 1 are recorded in the ASID, PR, and SH fields which do not exist in the PMB, respectively.

## **7.7.5 Memory-Mapped PMB Configuration**

To enable the PMB to be managed by software, its contents are allowed to be read from and written to by a P1 or P2 area program with a MOV instruction in privileged mode. The PMB address array is allocated to addresses H'F610 0000 to H'F61F FFFF in the P4 area and the PMB data array to addresses H'F710 0000 to H'F71F FFFF in the P4 area. VPN and V in the PMB can be accessed as an address array, PPN, V, SZ, C, WT, and UB as a data array. V can be accessed from both the address array side and the data array side. A program which executes a PMB memory-mapped access should be placed in the page area at which the C bit in PMB is cleared to 0.

1. PMB address array read

When memory reading is performed while bits 31 to 20 in the address field are specified as H'F61 which indicates the PMB address array and bits 11 to 8 in the address field as an entry, bits 31 to 24 in the data field are read as VPN and bit 8 in the data field as V.

2. PMB address array write

When memory writing is performed while bits 31 to 20 in the address field are specified as H'F61 which indicates the PMB address array and bits 11 to 8 in the address field as an entry, and bits 31 to 24 in the data field are specified as VPN and bit 8 in the data field as V, data is written to the specified entry.

3. PMB data array read

When memory reading is performed while bits 31 to 20 in the address field are specified as H'F71 which indicates the PMB data array and bits 11 to 8 in the address field as an entry, bits 31 to 24 in the data field are read as PPN, bit 9 in the data field as UB, bit 8 in the data field as V, bits 7 and 4 in the data field as SZ, bit 3 in the data field as C, and bit 0 in the data field as WT.

4. PMB data array write

When memory writing is performed while bits 31 to 20 in the address field are specified as H'F71 which indicates the PMB data array and bits 11 to 8 in the address field as an entry, and bits 31 to 24 in the data field are specified as PPN, bit 9 in the data field as UB, bit 8 in the data field as V, bits 7 and 4 in the data field as SZ, bit 3 in the data field as C, and bit 0 in the data field as WT, data is written to the specified entry.



**Figure 7.18 Memory-Mapped PMB Address Array** 



**Figure 7.19 Memory-Mapped PMB Data Array** 



#### **7.7.6 Notes on Using 32-Bit Address Extended Mode**

When using 32-bit address extended mode, note that the items described in this section are extended or changed as follows.

**PASCR:** The SE bit is added in bit 31 in the control register (PASCR). The bits 6 to 0 of the UB in the PASCR are invalid (Note that the bit 7 of the UB is still valid). When writing to the P1 or P2 area, the UB bit in the PMB controls whether a buffered write is performed or not. When the MMU is enabled, the UB bit in the TLB controls writing to the P0, P3, or U0 area. When the MMU is disabled, writing to the P0, P3, or U0 area is always performed as a buffered write.



**ITLB:** The PPN field in the ITLB is extended to bits 31 to 10.

**UTLB:** The PPN field in the UTLB is extended to bits 31 to 10. The same UB bit as that in the PMB is added in each entry of the UTLB.

• UB: Buffered write bit

Specifies whether a buffered write is performed.

0: Buffered write (Subsequent processing proceeds without waiting for the write to complete.)

1: Unbuffered write (Subsequent processing is stalled until the write has completed.)

In a memory-mapped TLB access, the UB bit can be read from or written to by bit 9 in the data array.

**PTEL:** The same UB bit as that in the PMB is added in bit 9 in PTEL. This UB bit is written to the UB bit in the UTLB by the LDTLB instruction. The PPN field is extended to bits 31 to 10.

**CCR.CB:** The CB bit in CCR is invalid. Whether a cacheable write for the P1 area is performed in copy-back mode or write-though mode is determined by the WT bit in the PMB.

**IRMCR.MT:** The MT bit in IRMCR is valid for a memory-mapped PMB write.

**QACR0, QACR1:** AREA0[4:2]/AREA1[4:2] fields of QACR0/QACR1 are extended to AREA0[7:2]/AREA1[7:2] corresponding to physical address [31:26]. See section 8.2.2, Queue Address Control Register 0 (QACR0) and 8.2.3, Queue Address Control Register 1 (QACR1).

**LSA0, LSA1, LDA0, LDA1:** L0SADR, L1SADR, L0DADR and L1DADR fields are extended to bits 31 to 10. See section 9.2.2, L Memory Transfer Source Address Register 0 (LSA0), section 9.2.3, L Memory Transfer Source Address Register 1 (LSA1), section 9.2.4, L Memory Transfer Destination Address Register 0 (LDA0), and section 9.2.5, L Memory Transfer Destination Address Register 1 (LDA1).

When using 32-bit address mode, the following notes should be applied to software.

- 1. For the SE bit switching, only switching from 0 to 1 is supported in Cache and MMU disabled boot routine after a power-on reset or manual reset.
- 2. After switching the SE bit, an area in which the program is allocated becomes the target of the PMB address translation. Therefore, the area should be recorded in the PMB before switching the SE bit. An address which may be accessed in the P1 or P2 area such as the exception handler should also be recorded in the PMB.
- 3. When an external memory access occurs by an operand memory access located before the MOV.L instruction which switches the SE bit, external memory space addresses accessed in both address modes should be the same.

4. Note that the V bit is mapped to both address array and data array in PMB registration. That is, first write 0 to the V bit in one of arrays and then write 1 to the V bit in another array.



# Section 8 Caches

This LSI has an on-chip 32-Kbyte instruction cache (IC) for instructions and an on-chip 32-Kbyte operand cache (OC) for data.

## **8.1 Features**

The features of the cache are shown in table 8.1.

This LSI supports two 32-byte store queues (SQs) to perform high-speed writes to external memory. The features of the store queues are given in table 8.2.



#### **Table 8.1 Cache Features**

#### **Table 8.2 Store Queue Features**





The operand cache of this LSI uses the 4-way set-associative, each way comprising 256 cache lines. Figure 8.1 shows the configuration of the operand cache.

The instruction cache is 4-way set-associative, each way is comprising 256 cache lines. Figure 8.2 shows the configuration of the instruction cache.



**Figure 8.1 Configuration of Operand Cache (OC)** 



**Figure 8.2 Configuration of Instruction Cache (IC)** 

• Tag

Stores the upper 19 bits of the 29-bit physical address of the data line to be cached. The tag is not initialized by a power-on or manual reset.

• V bit (validity bit)

Indicates that valid data is stored in the cache line. When this bit is 1, the cache line data is valid. The V bit is initialized to 0 by a power-on reset, but retains its value in a manual reset.

• U bit (dirty bit)

The U bit is set to 1 if data is written to the cache line while the cache is being used in copyback mode. That is, the U bit indicates a mismatch between the data in the cache line and the data in external memory. The U bit is never set to 1 while the cache is being used in writethrough mode, unless it is modified by accessing the memory-mapped cache (see section 8.6, Memory-Mapped Cache Configuration). The U bit is initialized to 0 by a power-on reset, but retains its value in a manual reset.

#### Data array

The data field holds 32 bytes (256 bits) of data per cache line. The data array is not initialized by a power-on or manual reset.

• LRU

In a 4-way set-associative method, up to 4 items of data can be registered in the cache at each entry address. When an entry is registered, the LRU bit indicates which of the 4 ways it is to be registered in. The LRU mechanism uses 6 bits of each entry, and its usage is controlled by hardware. The LRU (least-recently-used) algorithm is used for way selection, and selects the less recently accessed way. The LRU bits are initialized to 0 by a power-on reset but not by a manual reset. The LRU bits cannot be read from or written to by software.

# **8.2 Register Descriptions**

The following registers are related to cache.

#### **Table 8.3 Register Configuration**



Note:  $*$  These P4 addresses are for the P4 area in the virtual address space. These area 7 addresses are accessed from area 7 in the physical address space by means of the TLB.

#### **Table 8.4 Register States in Each Processing State**


#### **8.2.1 Cache Control Register (CCR)**

CCR controls the cache operating mode, the cache write mode, and invalidation of all cache entries.

CCR modifications must only be made by a program in the non-cacheable P2 area. After CCR has been updated, execute one of the following three methods before an access (including an instruction fetch) to the cacheable area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the cacheable area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is 0 (initial value) before updating CCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after CCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.









RENESAS

#### **8.2.2 Queue Address Control Register 0 (QACR0)**

QACR0 specifies the area maped which store queue 0 (SQ0) is mapped when the MMU is disabled.







#### **8.2.3 Queue Address Control Register 1 (QACR1)**

QACR1 specifies the area onto which store queue 1 (SQ1) is mapped when the MMU is disabled.







#### **8.2.4 On-Chip Memory Control Register (RAMCR)**

RAMCR controls the number of ways in the IC and OC.

RAMCR modifications must only be made by a program in the non-cacheable P2 area. After RAMCR has been updated, execute one of the following three methods before an access (including an instruction fetch) to the cacheable area or the L memory area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the non-cacheable area or the L memory area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is 0 (initial value) before updating RAMCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after RAMCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.











## **8.3 Operand Cache Operation**

#### **8.3.1 Read Operation**

When the Operand Cache (OC) is enabled (OCE  $= 1$  in CCR) and data is read from a cacheable area, the cache operates as follows:

- 1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag read from the each way is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and its V bit is 1, see No. 3.
- If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 0, see No. 4.
- If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 1, see No. 5.
- 3. Cache hit

The data indexed by virtual address bits [4:0] is read from the data field of the cache line on the hitted way in accordance with the access size. Then the LRU bits are updated to indicate the hitted way is the latest one.

4. Cache miss (no write-back)

Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data(8 bytes) including the cache-missed data. When the corresponding data arrives in the cache, the read data is returned to the CPU. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and 0 is written to the U bit on the way. Then the LRU bit is updated to indicate the way is latest one.



5. Cache miss (with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then data is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data, and when the corresponding data arrives in the cache, the read data is returned to the CPU. While the remaining one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit, and 0 to the U bit. And the LRU bits are updated to indicate the way is latest one. The data in the write-back buffer is then written back to external memory.

#### **8.3.2 Prefetch Operation**

When the Operand Cache (OC) is enabled (OCE = 1 in CCR) and data is prefetched from a cacheable area, the cache operates as follows:

- 1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and its V bit is 1, see No. 3.
- If there is no way whose tag matches and the V bit is 1, and the U bit of the way which is selected to replace using the LRU bits is 0, see No. 4.
- If there is no way whose tag matches and the V bit is 1, and the U bit of the way which is selected to replace using the LRU bits is 1, see No. 5.
- 3. Cache hit (copy-back)

Then the LRU bits are updated to indicate the hitted way is the latest one.

4. Cache miss (no write-back)

Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. In the prefetch operation the CPU doesn't wait the data arrives. While the one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and 0 is written to the U bit on the way. And the LRU bit is updated to indicate the way is latest one.

5. Cache miss (with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then data is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. In the prefetch operation the CPU doesn't wait the data arrives. While the one cache line of data is being read, the CPU can execute the next processing. And the LRU bits are updated to indicate the way is latest one. The data in the write-back buffer is then written back to external memory.

#### **8.3.3 Write Operation**

When the Operand cache (OC) is enabled (OCE  $= 1$  in CCR) and data is written to a cacheable area, the cache operates as follows:

- 1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and its V bit is 1, see No. 3 for copy-back and No. 4 for write-through.
- I If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 0, see No. 5 for copy-back and No. 7 for writethrough.
- If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 1, see No. 6 for copy-back and No. 7 for writethrough.
- 3. Cache hit (copy-back)

A data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. Then 1 is written to the U bit. The LRU bits are updated to indicate the way is the latest one.

4. Cache hit (write-through)

A data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. A write is also performed to external memory corresponding to the virtual address. Then the LRU bits are updated to indicate the way is the latest one. In this case, the U bit isn't updated.



5. Cache miss (copy-back, no write-back)

A data write in accordance with the access size is performed for the data of the data field on the hit way which is indexed by virtual address bits [4:0]. Then, the data, excluding the cachemissed data which is written already, is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address.

Data reading is performed, using the wraparound method, in order from the quad-word data (8) bytes) including the cache-missed data. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and the U bit on the way. Then the LRU bit is updated to indicate the way is latest one.

6. Cache miss (copy-back, with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then a data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. Then, the data, excluding the cache-missed data which is written already, is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quadword data (8 bytes) including the cache-missed data. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and the U bit on the way. Then the LRU bit is updated to indicate the way is latest one. Then the data in the write-back buffer is then written back to external memory.

7. Cache miss (write-through)

A write of the specified access size is performed to the external memory corresponding to the virtual address. In this case, a write to cache is not performed.



#### **8.3.4 Write-Back Buffer**

In order to give priority to data reads to the cache and improve performance, this LSI has a writeback buffer which holds the relevant cache entry when it becomes necessary to purge a dirty cache entry into external memory as the result of a cache miss. The write-back buffer contains one cache line of data and the physical address of the purge destination.



#### **Figure 8.3 Configuration of Write-Back Buffer**

#### **8.3.5 Write-Through Buffer**

This LSI has a 64-bit buffer for holding write data when writing data in write-through mode or writing to a non-cacheable area. This allows the CPU to proceed to the next operation as soon as the write to the write-through buffer is completed, without waiting for completion of the write to external memory.



#### **Figure 8.4 Configuration of Write-Through Buffer**

#### **8.3.6 OC Two-Way Mode**

When the OC2W bit in RAMCR is set to 1, OC two-way mode which only uses way 0 and way 1 in the OC is entered. Thus, power consumption can be reduced. In this mode, only way 0 and way 1 are used even if a memory-mapped OC access is made.

The OC2W bit should be modified by a program in the P2 area. At that time, if the valid line has already been recorded in the OC, data should be written back by software, if necessary, 1 should be written to the OCI bit in CCR, and all entries in the OC should be invalid before modifying the OC2W bit.



## **8.4 Instruction Cache Operation**

#### **8.4.1 Read Operation**

When the IC is enabled (ICE  $= 1$  in CCR) and instruction fetches are performed from a cacheable area, the instruction cache operates as follows:

- 1. The tag, V bit, U bit and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and the V bit is 1, see No. 3.
- If there is no way whose tag matches and the V bit is 1, see No. 4.
- 3. Cache hit

The data indexed by virtual address bits [4:2] is read as an instruction from the data field on the hit way. The LRU bits are updated to indicate the way is the latest one.

4. Cache miss

Data is read into the cache line on the way which selected using LRU bits to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cachemissed data, and when the corresponding data arrives in the cache, the read data is returned to the CPU as an instruction. While the remaining one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, and 1 is written to the V bit, the LRU bits are updated to indicate the way is the latest one.



#### **8.4.2 Prefetch Operation**

When the IC is enabled (ICE  $= 1$  in CCR) and instruction prefetches are performed from a cacheable area, the instruction cache operates as follows:

- 1. The tag, V bit, Ubit and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
- If there is a way whose tag matches and the V bit is 1, see No. 3.
- If there is no way whose tag matches and the V bit is 1, see No. 4.
- 3. Cache hit

The LRU bits is updated to indicate the way is the latest one.

4. Cache miss

Data is read into the cache line on a way which selected using the LRU bits to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cachemissed data. In the prefetch opreration, the CPU doesn't wait the data arrived. While the one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, and 1 is written to the V bit, the LRU bits is updated to indicate the way is the latest one.

#### **8.4.3 IC Two-Way Mode**

When the IC2W bit in RAMCR is set to 1, IC two-way mode which only uses way 0 and way 1 in the IC is entered. Thus, power consumption can be reduced. In this mode, only way 0 and way 1 are used even if a memory-mapped IC access is made.

The IC2W bit should be modified by a program in the P2 area. At that time, if the valid line has already been recorded in the IC, 1 should be written to the ICI bit in CCR and all entries in the IC should be invalid before modifying the IC2W bit.



## **8.5 Cache Operation Instruction**

#### **8.5.1 Coherency between Cache and External Memory**

Coherency between cache and external memory should be assured by software. In this LSI, the following six instructions are supported for cache operations. Details of these instructions are given in the Software Manual.

- Operand cache invalidate instruction: OCBI @Rn Operand cache invalidation (no write-back)
- Operand cache purge instruction: OCBP @Rn Operand cache invalidation (with write-back)
- Operand cache write-back instruction: OCBWB @Rn Operand cache write-back
- Operand cache allocate instruction: MOVCA.L R0,@Rn Operand cache allocation
- Instruction cache invalidate instruction: ICBI @Rn Instruction cache invalidation
- Operand access synchronization instruction: SYNCO Wait for data transfer completion

The operand cache can receive "PURGE" and "FLUSH" transaction from SuperHyway bus to control the cache coherency. Since the address used by the PURGE and FLUSH transaction is a physical address, the following restrictions occur to avoid cache synonym problem in MMU enable mode.

1 Kbyte page size cannot be used.



**PURGE transaction:** When the operand cache is enabled, the PURGE transaction checks the operand cache and invalidates the hit entry. If the invalidated entry is dirty, the data is written back to the external memory. If the transaction is not hit to the cache, it is no-operation.

**FLUSH transaction:** When the operand cache is enabled, the FLUSH transaction checks the operand cache and if the hit line is dirty, then the data is written back to the external memory.

If the transaction is not hit to the cache or the hit entry is not dirty, it is no-operation.

#### **8.5.2 Prefetch Operation**

This LSI supports a prefetch instruction to reduce the cache fill penalty incurred as the result of a cache miss. If it is known that a cache miss will result from a read or write operation, it is possible to fill the cache with data beforehand by means of the prefetch instruction to prevent a cache miss due to the read or write operation, and so improve software performance. If a prefetch instruction is executed for data already held in the cache, or if the prefetch address results in a UTLB miss or a protection violation, the result is no operation, and an exception is not generated. Details of the prefetch instruction are given in the Software Manual.

- Prefetch instruction (OC) : PREF @Rn
- Prefetch instruction (IC) : PREFI @Rn



## **8.6 Memory-Mapped Cache Configuration**

To enable the IC and OC to be managed by software, the IC contents can be read from or written to by a program in the P2 area by means of a MOV instruction in privileged mode. Operation is not guaranteed if access is made from a program in another area. In this case, execute one of the following three methods for executing a branch to the P0, U0, P1, or P3 area.

- 1. Execute a branch using the RTE instruction.
- 2. Execute a branch to the P0, U0, P1, or P3 area after executing the ICBI instruction for any address (including non-cacheable area).
- 3. If the MC bit in IRMCR is 0 (initial value) before making an access to the memory-mapped IC, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after making an access to the memory-mapped IC.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

In privileged mode, the OC contents can be read from or written to by a program in the P1 or P2 area by means of a MOV instruction. Operation is not guaranteed if access is made from a program in another area. The IC and OC are allocated to the P4 area in the virtual address space. Only data accesses can be used on both the IC address array and data array and the OC address array and data array, and accesses are always longword-size. Instruction fetches cannot be performed in these areas. For reserved bits, a write value of 0 should be specified and the read value is undefined.



#### **8.6.1 IC Address Array**

The IC address array is allocated to addresses H'F000 0000 to H'F0FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the write tag and V bit are specified in the data field.

In the address field, bits [31:24] have the value H'F0 indicating the IC address array, and the way is specified by bits [14:13] and the entry by bits [12:5]. The association bit (A bit) [3] in the address field specifies whether or not association is performed when writing to the IC address array. As only longword access is used, 0 should be specified for address field bits [1:0].

In the data field, the tag is indicated by bits [31:10], and the V bit by bit [0]. As the IC address array tag is 19 bits in length, data field bits [31:29] are not used in the case of a write in which association is not performed. Data field bits [31:29] are used for the virtual address specification only in the case of a write in which association is performed.

The following three kinds of operation can be used on the IC address array:

1. IC address array read

The tag and V bit are read into the data field from the IC entry corresponding to the way and entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is 1 or 0.

2. IC address array write (non-associative)

The tag and V bit specified in the data field are written to the IC entry corresponding to the way and entry set in the address field. The A bit in the address field should be cleared to 0.

3. IC address array write (associative)

When a write is performed with the A bit in the address field set to 1, the tag in each way stored in the entry specified in the address field is compared with the tag specified in the data field. The way numbers of bits [14:13] in the address field are not used. If the MMU is enabled at this time, comparison is performed after the virtual address specified by data field bits [31:10] has been translated to a physical address using the ITLB. If the addresses match and the V bit in the way is 1, the V bit specified in the data field is written into the IC entry. In other cases, no operation is performed. This operation is used to invalidate a specific IC entry. If an ITLB miss occurs during address translation, or the comparison shows a mismatch, an exception is not generated, no operation is performed, and the write is not executed.

Note: This function may not be supported in the future SuperH Series. Therefore, it is recommended that the ICBI instruction should be used to operate the IC definitely by handling ITLB miss and reporting ITLB miss exception.



**Figure 8.5 Memory-Mapped IC Address Array** 



#### **8.6.2 IC Data Array**

The IC data array is allocated to addresses H'F100 0000 to H'F1FF FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the longword data to be written is specified in the data field.

In the address field, bits [31:24] have the value H'F1 indicating the IC data array, and the way is specified by bits [14:13] and the entry by bits [12:5]. Address field bits [4:2] are used for the longword data specification in the entry. As only longword access is used, 0 should be specified for address field bits [1:0].

The data field is used for the longword data specification.

The following two kinds of operation can be used on the IC data array:

1. IC data array read

Longword data is read into the data field from the data specified by the longword specification bits in the address field in the IC entry corresponding to the way and entry set in the address field.

2. IC data array write

The longword data specified in the data field is written for the data specified by the longword specification bits in the address field in the IC entry corresponding to the way and entry set in the address field.



**Figure 8.6 Memory-Mapped IC Data Array** 

#### **8.6.3 OC Address Array**

The OC address array is allocated to addresses H'F400 0000 to H'F4FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the write tag, U bit, and V bit are specified in the data field.

In the address field, bits [31:24] have the value H'F4 indicating the OC address array, and the way is specified by bits  $[14:13]$  and the entry by bits  $[12:5]$ . The association bit  $(A \text{ bit})$   $[3]$  in the address field specifies whether or not association is performed when writing to the OC address array. As only longword access is used, 0 should be specified for address field bits [1:0].

In the data field, the tag is indicated by bits [31:10], the U bit by bit [1], and the V bit by bit [0]. As the OC address array tag is 19 bits in length, data field bits [31:29] are not used in the case of a write in which association is not performed. Data field bits [31:29] are used for the virtual address specification only in the case of a write in which association is performed.

The following three kinds of operation can be used on the OC address array:

1. OC address array read

The tag, U bit, and V bit are read into the data field from the OC entry corresponding to the way and entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is 1 or 0.

2. OC address array write (non-associative)

The tag, U bit, and V bit specified in the data field are written to the OC entry corresponding to the way and entry set in the address field. The A bit in the address field should be cleared to 0. When a write is performed to a cache line for which the U bit and V bit are both 1, after writeback of that cache line, the tag, U bit, and V bit specified in the data field are written.

3. OC address array write (associative)

When a write is performed with the A bit in the address field set to 1, the tag in each way stored in the entry specified in the address field is compared with the tag specified in the data field. The way numbers of bits [14:13] in the address field are not used. If the MMU is enabled at this time, comparison is performed after the virtual address specified by data field bits [31:10] has been translated to a physical address using the UTLB. If the addresses match and the V bit in the way is 1, the U bit and V bit specified in the data field are written into the OC entry. In other cases, no operation is performed. This operation is used to invalidate a specific OC entry. If the OC entry U bit is 1, and 0 is written to the V bit or to the U bit, write-back is performed. If a UTLB miss occurs during address translation, or the comparison shows a mismatch, an exception is not generated, no operation is performed, and the write is not executed.



Note: This function may not be supported in the future SuperH Series. Therefore, it is recommended that the OCBI, OCBP, or OCBWB instruction should be used to operate the OC definitely by reporting data TLB miss exception.



**Figure 8.7 Memory-Mapped OC Address Array** 



#### **8.6.4 OC Data Array**

The OC data array is allocated to addresses H'F500 0000 to H'F5FF FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the longword data to be written is specified in the data field.

In the address field, bits [31:24] have the value H'F5 indicating the OC data array, and the way is specified by bits [14:13] and the entry by bits [12:5]. Address field bits [4:2] are used for the longword data specification in the entry. As only longword access is used, 0 should be specified for address field bits [1:0].

The data field is used for the longword data specification.

The following two kinds of operation can be used on the OC data array:

1. OC data array read

Longword data is read into the data field from the data specified by the longword specification bits in the address field in the OC entry corresponding to the way and entry set in the address field.

2. OC data array write

The longword data specified in the data field is written for the data specified by the longword specification bits in the address field in the OC entry corresponding to the way and entry set in the address field. This write does not set the U bit to 1 on the address array side.



**Figure 8.8 Memory-Mapped OC Data Array** 

RENESAS

### **8.7 Store Queues**

This LSI supports two 32-byte store queues (SQs) to perform high-speed writes to external memory.

#### **8.7.1 SQ Configuration**

There are two 32-byte store queues, SQ0 and SQ1, as shown in figure 8.9. These two store queues can be set independently.



**Figure 8.9 Store Queue Configuration** 

#### **8.7.2 Writing to SQ**

A write to the SQs can be performed using a store instruction for addresses H'E000 0000 to H'E3FF FFFC in the P4 area. A longword or quadword access size can be used. The meanings of the address bits are as follows:





#### **8.7.3 Transfer to External Memory**

Transfer from the SQs to external memory can be performed with a prefetch instruction (PREF). Issuing a PREF instruction for addresses H'E000 0000 to H'E3FF FFFC in the P4 area starts a transfer from the SQs to external memory. The transfer length is fixed at 32 bytes, and the start address is always at a 32-byte boundary. While the contents of one SQ are being transferred to external memory, the other SQ can be written to without a penalty cycle. However, writing to the SQ involved in the transfer to external memory is kept waiting until the transfer is completed.

The physical address bits [28:0] of the SQ transfer destination are specified as shown below, according to whether the MMU is enabled or disabled.

When MMU is enabled  $(AT = 1$  in MMUCR)

The SQ area (H'E000 0000 to H'E3FF FFFF) is set in VPN of the UTLB, and the transfer destination physical address in PPN. The ASID, V, SZ, SH, PR, and D bits have the same meaning as for normal address translation, but the C and WT bits have no meaning with regard to this page. When a prefetch instruction is issued for the SQ area, address translation is performed and physical address bits [28:10] are generated in accordance with the SZ bit specification. For physical address bits [9:5], the address prior to address translation is generated in the same way as when the MMU is disabled. Physical address bits [4:0] are fixed at 0. Transfer from the SQs to external memory is performed to this address.

When MMU is disabled  $(AT = 0$  in MMUCR)

The SQ area (H'E000 0000 to H'E3FF FFFF) is specified as the address at which a PREF instruction is issued. The meanings of address bits [31:0] are as follows:



Physical address bits [28:26], which cannot be generated from the above address, are generated from QACR0 and QACR1.

QACR0[4:2] : Physical address bits [28:26] corresponding to SQ0

QACR1[4:2] : Physical address bits [28:26] corresponding to SQ1

Physical address bits [4:0] are always fixed at 0 since burst transfer starts at a 32-byte boundary.

#### **8.7.4 Determination of SQ Access Exception**

Determination of an exception in a write to an SQ or transfer to external memory (PREF instruction) is performed as follows according to whether the MMU is enabled or disabled. If an exception occurs during a write to an SQ, the SQ contents before the write are retained. If an exception occurs in a data transfer from an SQ to external memory, the transfer to external memory will be aborted.

When MMU is enabled  $(AT = 1$  in MMUCR)

Operation is in accordance with the address translation information recorded in the UTLB, and the SQMD bit in MMUCR. Write type exception judgment is performed for writes to the SQs, and read type exception judgment for transfer from the SQs to external memory (using a PREF instruction). As a result, a TLB miss exception or protection violation exception is generated as required. However, if SQ access is enabled in privileged mode only by the SQMD bit in MMUCR, an address error will occur even if address translation is successful in user mode.

When MMU is disabled  $(AT = 0$  in MMUCR)

Operation is in accordance with the SQMD bit in MMUCR.

0: Privileged/user mode access possible

1: Privileged mode access possible

If the SQ area is accessed in user mode when the SQMD bit in MMUCR is set to 1, an address error will occur.

#### **8.7.5 Reading from SQ**

In privileged mode in this LSI, reading the contents of the SQs may be performed by means of a load instruction for addresses H'FF00 1000 to H'FF00 103C in the P4 area. Only longword access is possible.





## **8.8 Notes on Using 32-Bit Address Extended Mode**

In 32-bit address extended mode, the items described in this section are extended as follows.

- 1. The tag bits [28:10] (19 bits) in the IC and OC are extended to bits [31:10] (22 bits).
- 2. An instruction which operates the IC (a memory-mapped IC access and writing to the ICI bit in CCR) should be located in the P1 or P2 area. The cacheable bit (C bit) in the corresponding entry in the PMB should be 0.
- 3. Bits [4:2] (3 bits) for the AREA0 bit in QACR0 and the AREA1 bit in QACR1 are extended to bits [7:2] (6 bits).



## Section 9 L Memory

This LSI includes on-chip L-memory which stores instructions or data.

#### **9.1 Features**

- **Capacity**
- Total L memory capacity is 16 Kbytes.

The L memory is divided into two pages (pages 0 and 1).

• Memory map

The L memory is allocated in the addresses shown in table 9.1 in both the virtual address space and the physical address space.

#### **Table 9.1 L Memory Addresses**

# Page 16 Kbytes Page 0 of L memory H'E500E000 to H'E500FFFF Page 1 of L memory H'E5010000 to H'E5011FFF

#### **Memory Size (Two Pages Total)**

• Ports

Each page has three independent read/write ports and is connected to each bus. The instruction bus is used when L memory is accessed through instruction fetch. The operand bus is used when L memory is accessed through operand access. The SuperHyway bus is used for L memory access from the SuperHyway bus master module.

• Priority

In the event of simultaneous accesses to the same page from different buses, the access requests are processed according to priority. The priority order is: SuperHyway bus > operand bus > instruction bus.



## **9.2 Register Descriptions**

The following registers are related to L memory.

#### **Table 9.2 Register Configuration**



The area 7 address is the address used when accessing from area 7 in the physical address space using the TLB.

#### **Table 9.3 Register Status in Each Processing State**



#### **9.2.1 On-Chip Memory Control Register (RAMCR)**

RAMCR controls the protective functions in the L memory.





#### **9.2.2 L Memory Transfer Source Address Register 0 (LSA0)**

When MMUCR. $AT = 0$  or RAMCR. $RP = 0$ , the LSA0 specifies the transfer source physical address for block transfer to page 0 of the L memory.











#### **9.2.3 L Memory Transfer Source Address Register 1 (LSA1)**

When MMUCR. $AT = 0$  or RAMCR. $RP = 0$ , the LSA1 specifies the transfer source physical address for block transfer to page 1 in the L memory.











#### **9.2.4 L Memory Transfer Destination Address Register 0 (LDA0)**

When MMUCR. $AT = 0$  or RAMCR. $RP = 0$ , LDA0 specifies the transfer destination physical address for block transfer to page 0 of the L memory.









#### **9.2.5 L Memory Transfer Destination Address Register 1 (LDA1)**

When MMUCR. $AT = 0$  or RAMCR. $RP = 0$ , LDA1 specifies the transfer destination physical address for block transfer to page 1 in the L memory.










# **9.3 Operation**

## **9.3.1 Access from the CPU and FPU**

L memory access from the CPU and FPU is direct via the instruction bus and operand bus by means of the virtual address. As long as there is no conflict on the page, the L memory is accessed in one cycle.

#### **9.3.2 Access from the SuperHyway Bus Master Module**

L memory is always accessed by the SuperHyway bus master module, such as DMAC, via the SuperHyway bus which is a physical address bus. The same addresses as for the virtual addresses must be used.

## **9.3.3 Block Transfer**

High-speed data transfer can be performed through block transfer between the L memory and external memory without cache utilization.

Data can be transferred from the external memory to the L memory through a prefetch instruction (PREF). Block transfer from the external memory to the L memory begins when the PREF instruction is issued to the address in the L memory area in the virtual address space.

Data can be transferred from the L memory to the external memory through a write-back instruction (OCBWB). Block transfer from the L memory to the external memory begins when the OCBWB instruction is issued to the address in the L memory area in the virtual address space.

In either case, transfer rate is fixed to 32 bytes. Since the start address is always limited to a 32 byte boundary, the lower five bits of the address indicated by Rn are ignored, and are always dealt with as all 0s. In either case, other pages and cache can be accessed during block transfer, but the CPU will stall if the page which is being transferred is accessed before data transfer ends.

The physical addresses [28:0] of the external memory performing data transfers with the L memory are specified as follows according to whether the MMU is enabled or disabled.

**When MMU is Enabled (MMUCR.AT = 1) and RAMCR.RP = 1:** An address of the L memory area is specified to the UTLB VPN field, and to the physical address of the transfer source (in the case of the PREF instruction) or the transfer destination (in the case of the OCBWB instruction) to the PPN field. The ASID, V, SZ, SH, PR, and D bits have the same meaning as normal address conversion; however, the C and WT bits have no meaning in this page.



When the PREF instruction is issued to the L memory area, address conversion is performed in order to generate the physical address bits [28:10] in accordance with the SZ bit specification. The physical address bits [9:5] are generated from the virtual address prior to address conversion. The physical address bits [4:0] are fixed to 0. Block transfer is performed to the L memory from the external memory which is specified by these physical addresses.

When the OCBWB instruction is issued to the L memory area, address conversion is performed in order to generate the physical address bits [28:10] in accordance with the SZ bit specification. The physical address bits [9:5] are generated from the virtual address prior to address conversion. The physical address bits [4:0] are fixed to 0. Block transfer is performed from the L memory to the external memory specified by these physical addresses.

In PREF or OCBWB instruction execution, an MMU exception is checked as read type. After the MMU execution check, a TLB miss exception or protection error exception occurs if necessary. If an exception occurs, the block transfer is inhibited.

**When MMU is Disabled (MMUCR.AT = 0) or RAMCR.RP = 0:** The transfer source physical address in block transfer to page 0 in the L memory is set in the L0SADR bits of the LSA0 register. And the L0SSZ bits in the LSA0 register choose either the virtual addresses specified through the PRFF instruction or the L0SADR values as bits 15 to 10 of the transfer source physical address. In other words, the transfer source area can be specified in units of 1 Kbyte to 64 Kbytes.

The transfer destination physical address in block transfer from page 0 in the L memory is set in the L0DADR bits of the LDA0 register. And the L0DSZ bits in the LDA0 register choose either the virtual addresses specified through the OCBWB instruction or the L0DADR values as bits 15 to 10 of the transfer destination physical address. In other words, the transfer source area can be specified in units of 1 Kbyte to 64 Kbytes.

Block transfer to page 1 in the L memory is set to LSA1 and LDA1 as with page 0 in the L memory.

When the PREF instruction is issued to the L memory area, the physical address bits [28:10] are generated in accordance with the LSA0 or LSA1 specification. The physical address bits [9:5] are generated from the virtual address. The physical address bits [4:0] are fixed to 0. Block transfer is performed from the external memory specified by these physical addresses to the L memory.

When the OCBWB instruction is issued to the L memory area, the physical address bits [28:10] are generated in accordance with the LDA0 or LDA1 specification. The physical address bits [9:5] are generated from the virtual address. The physical address bits [4:0] are fixed to 0. Block transfer is performed from the L memory to the external memory specified by these physical addresses.

# **9.4 L Memory Protective Functions**

This LSI implements the following protective functions to the L memory by using the on-chip memory access mode bit (RMD) and the on-chip memory protection enable bit (RP) in the on-chip memory control register (RAMCR).

• Protective functions for access from the CPU and FPU

When  $RAMCRRMD = 0$ , and the L memory is accessed in user mode, it is determined to be an address error exception.

When MMUCR.AT = 1 and RAMCR.RP = 1, MMU exception and address error exception are checked in the L memory area which is a part of P4 area as with the area P0/P3/U0.

The above descriptions are summarized in table 9.4.

#### **Table 9.4 Protective Function Exceptions to Access L Memory**



Note: \* : Don't care

# **9.5 Usage Notes**

#### **9.5.1 Page Conflict**

In the event of simultaneous access to the same page from different buses, page conflict occurs. Although each access is completed correctly, this kind of conflict tends to lower L memory accessibility. Therefore it is advisable to provide all possible preventative software measures. For example, conflicts will not occur if each bus accesses different pages.

#### **9.5.2 L Memory Coherency**

In order to allocate instructions in the L memory, write an instruction to the L memory, execute the following sequence, then branch to the rewritten instruction.

- SYNCO
- ICBI @Rn

In this case, the target for the ICBI instruction can be any address (L memory address may be possible) within the range where no address error exception occurs, and cache hit/miss is possible.

#### **9.5.3 Sleep Mode**

The SuperHyway bus master module, such as DMAC, cannot access L memory in sleep mode.

# **9.6 Note on Using 32-Bit Address Extended Mode**

In 32-bit address extended mode, L0SADR fields in LSA0, L1SADR fields in LSA1, L0DADR fields in LDA0, and L1DADR fields in LDA1 are extended from 19-bit [28:10] to 22-bit [31:10].





# Section 10 Interrupt Controller (INTC)

The interrupt controller (INTC) determines the priority of interrupt sources and controls the flow of interrupt requests to the CPU (SH-4A). The INTC has registers for setting the priority of each of the interrupts and processing of interrupt requests follows the priority order set in these registers by the user.

# **10.1 Features**

SH-4 compatible specifications

• Fifteen levels of external interrupt priority can be set

By setting the interrupt priority registers, the priorities of external interrupts can be selected from 15 levels for individual request sources.

• NMI noise canceler function

An NMI input-level bit indicates the NMI pin state. The bit can be read within the interrupt exception handling routine to confirm the pin state and thus achieve a form of noise cancellation.

• NMI request masking when the block bit  $(B<sub>L</sub>)$  in the status register  $(S<sub>R</sub>)$  is set to 1 Masking or non-masking of NMI requests when the BL bit in SR is set to 1 can be selected.

Extended functions for the SH-4A

- Automatically updates the IMASK bit in SR according to the accepted interrupt level
- Thirty priority levels for interrupts from on-chip modules

By setting the interrupt priority registers (INT2PRI0 to INT2PRI7) for the on-chip module interrupts, any of 30 priority levels can be assigned to the individual requesting sources.

• User-mode interrupt disabling function

An interrupt mask level in the user interrupt mask level register (USERIMASK) can be specified to disable interrupts which do not have higher priority than the specified mask level. This setting can be made in user mode.

Figure 10.1 shows a block diagram of the INTC.





#### **Figure 10.1 Block Diagram of INTC**

RENESAS

## **10.1.1 Interrupt Method**

The basic flow of exception handling for interrupts is as follows.

In interrupt exception handling, the contents of the program counter (PC), status register (SR), and R15 are saved in the saved program counter (SPC), saved status register (SSR), and saved general register15 (SGR), and the CPU starts execution of the interrupt exception handling routine at the corresponding vector address. An interrupt exception handling routine is a program written by the user to handle a specific exception. The interrupt exception handling routine is terminated and control returned to the original program by executing a return-from-exception instruction (RTE). This instruction restores the contents of PC and SR and returns control to the normal processing routine at the point at which the exception occurred. The contents of SGR are not written back to R15 by the RTE instruction.

- 1. The contents of the PC, SR and R15 are saved in SPC, SSR and SGR, respectively.
- 2. The block (BL) bit in SR is set to 1.
- 3. The mode (MD) bit in SR is set to 1.
- 4. The register bank (RB) bit in SR is set to 1.
- 5. In a reset, the FPU disable (FD) bit in SR is cleared to 0.
- 6. The exception code is written to bits 13 to 0 of the interrupt event register (INTEVT).
- 7. Processing is made to jump to the start address of the interrupt exception handling routine, vector base register (VBR) + H'600.
- 8. The flow of processing branches to the address corresponding to the interrupt within the exception handler and processing to handle the interrupt starts up.



# **10.1.2 Interrupt Types in INTC**

Table 10.1 shows an example of the interrupt types. The INTC supports both external interrupts and on-chip module interrupts.

External interrupts refer to the interrupts input through the external NMI, IRL, and IRQ pins.

The IRQ and IRL interrupts are assigned to the same pins in the SH7780. The pin functions are selected to suit the system configuration.

Ether level-sense, or the rising or falling edge, can be selected for the detection of IRQ input.



## **Table 10.1 Interrupt Types**







- FLSTE: FLCTL error interrupt
- FLTEND: FLCTL error interrupt



# **10.2 Input/Output Pins**

Table 10.2 shows the pin configuration.

#### **Table 10.2 INTC Pin Configuration**



Notes: 1. These pins are multiplexed with the FLCTL, MODE control, and GPIO pins.

2. This pin is multiplexed with the DMAC, H-UDI and GPIO pin.

# **10.3 Register Descriptions**

Table 10.3 shows the INTC register configuration. Table 10.4 shows the register states in each operating mode.







Notes: Pck is the peripheral clock.

(W) : To clear the flag, 0 can only be written to the corresponding bit.





## **Table 10.4 Register States in Each Operating Mode**





[Legend]

x: Undefined

Note: The initial values of ICR0.NMIL and NMIFCR.NMIL depend on the level input to the NMI pin.



## **10.3.1 Interrupt Control Register 0 (ICR0)**

ICR0 is a 32-bit readable and partially writable register that sets the input signal detection mode for the external interrupt input pins (IRQ/IRL [7:0]) and NMI pin, and indicates the level being input on the NMI pin.













#### **10.3.2 Interrupt Control Register 1 (ICR1)**

ICR1 is a 32-bit readable/writable register that specifies the individual input signal detection modes of external interrupt input pins IRQ/*IRL7* to IRQ/*IRL0.* These settings are only valid for pins configured as individual IRQ interrupts; that is, for pins for which the IRLM0 or IRLM1 bit in ICR0 is set to 1.



Note: When an IRQ pin is set for level input (IRQnS1 = 1), the interrupt source is held until the CPU accepts the interrupt (this is also true for other interrupts). Therefore, even if an interrupt source is disabled before this LSI returns from sleep mode, branching of processing to the interrupt handler when this LSI returns from sleep mode is guaranteed. A held interrupt can be cleared by setting the corresponding interrupt mask bit (the IM bit in the interrupt mask register) to 1.

#### **10.3.3 Interrupt Priority Register (INTPRI)**

INTPRI is a 32-bit readable/writable register used to set the priorities of IRQ[7:0] (as levels from 15 to 0). These settings are only valid for IRQ/*IRL7* to IRQ/*IRL4* or IRQ/*IRL3* to IRQ/*IRL0* when set up as individual IRQ interrupts by setting the IRLM0 or IRLM1 bit in ICR0 to 1.



Interrupt priorities should be established by setting values from H'F to H'1 in each of the 4-bit fields. A larger value corresponds to a higher priority. When the value H'0 is set in a field, the corresponding interrupt is masked (initial value).



#### **10.3.4 Interrupt Source Register (INTREQ)**

INTREQ is a 32-bit readable and conditionally writable register that indicates which of the IRQ [n] ( $n = 0$  to 7) interrupts is currently asserting a request for the INTC.

Even if an interrupt is masked by the setting in INTPRI or INTMSK0, operation of the corresponding INTREQ bit is not affected.





## **10.3.5 Interrupt Mask Registers (INTMSK0 to INTMSK2)**

INTMSK0 to INTMSK2 are 32-bit readable and conditionally writable registers that control mask settings for the interrupt requests. To clear a mask setting for interrupts, write 1 to the corresponding bit in INTMSKCLR0 to INTMSKCLR2. Writing 0 to a bit in INTMSK0 to INTMSK2 has no effect.



• Interrupt mask register 0 (INTMSK0)

**Initial** 







23 to 0 All 0 R Reserved

should always be 1.

should always be 0.

These bits are always read as 1. The write value

These bits are always read as 0. The write value

• Interrupt mask register 2 (INTMSK2)

INTMSK2 settings are valid for particular IRL interrupt codes generated by the pattern of input signals on pins *IRL7* to *IRL4* or *IRL3* to *IRL0* and when all IRL interrupts from the corresponding set of pins are not masked by the setting in INTMSK1.









RENESAS



Note: 'H' and 'L' indicate high- and low-level input on the corresponding IRQ/IRL pin. For the relationship between the input signal level and the priority level, refer to table 10.11.

# **10.3.6 Interrupt Mask Clear Registers (INTMSKCLR0 to INTMSKCLR2)**

INTMSKCLR0 to INTMSKCLR2 are 32-bit write-only registers that clear the mask settings for each interrupt request. Values read are undefined.









## • Interrupt mask clear register 1 (INTMSKCLR1)







# • Interrupt mask clear register 2 (INTMSKCLR2)









Note: 'H' and 'L' indicate high- and low-level input on the corresponding IRQ/IRL pin. For the relationship between the input signal level and the priority level, refer to table 10.11.

RENESAS

## **10.3.7 NMI Flag Control Register (NMIFCR)**

NMIFCR is a 32-bit readable and conditionally writable register that has an NMI flag (NMIFL bit) which can be read or cleared by software. The NMIFL bit is automatically set to 1 by hardware when an NMI interrupt is detected by the INTC. Writing 0 to the NMIFL bit clears it.

The value of the NMIFL bit does not affect acceptance of the NMI by the CPU. Although an NMI request detected by the INTC is cleared when the CPU accepts the NMI, the NMIFL bit is not cleared automatically. Even if 0 is written to the NMIFL bit before the NMI request is accepted by the CPU, the NMI request is not canceled.










### **10.3.8 User Interrupt Mask Level Register (USERIMASK)**

USERIMASK is a 32-bit readable and conditionally writable register that sets the acceptable interrupt level. When addresses in area 7 are accessed by using the MMU's address translation function, USERIMASK can be accessed in user mode. Since only USERIMASK is allocated to the 64-Kbyte page (other INTC registers are allocated to a different area), it can be set to be accessible in user mode.

Interrupts with priority levels lower than the level set in the UIMASK bits are masked. When the value H'F is set in the UIMASK bit, all interrupts other than the NMI are masked.

Interrupts with priority levels higher than the level set in the UIMASK bits are accepted under the following conditions.

- The corresponding interrupt mask bit in the interrupt mask register is cleared to 0 (the interrupt is enabled).
- The priority level setting in the IMASK bits in also SR is lower than that of the interrupt.

Even if an interrupt is accepted, the UIMASK value does not change.

USERIMASK is initialized to H'0000 0000 (all interrupts are enabled) on return from a power-on reset or manual reset.

To prevent incorrect writing, the value written to bits 31 to 24 must always be set to H'A5.







Procedure for Using the User Interrupt Mask Level Register

Interrupts with priority levels less than or equal to the value set in USERIMASK are disabled. This function can be used to disable less urgent interrupts during the execution of urgent tasks that run in user mode, e.g. device drivers, and thus reduce times until completion for such tasks.

USERIMASK is allocated to a different 64-Kbyte page than that to which the other INTC registers are allocated. When accessing this register in user mode, translate the address through the MMU. In a system with a multitasking OS, the memory-protection functions of the MMU must be used to control which processes have access to USERIMASK. When terminating a task or switching to another task, be sure to clear USERIMASK to 0 beforehand. If the UIMASK bits are erroneously left set at a value other than zero, interrupts which are not higher in priority than the UIMASK level remain disabled, and operation may be incorrect (for example, the OS might be unable to switch between tasks).

An example of the usage procedure is given below.

- 1. Classify interrupts as A or B, described below, and set the priority of A-type interrupts higher than that of the B-priority interrupts.
	- A. Interrupts to be accepted by device drivers (interrupts for use by the operating system: a timer interrupt etc.)
	- B. Interrupts to be disabled during the execution of device drivers
- 2. Make the MMU settings so that the address space which contains USERIMASK can only be accessed by the device driver for which interrupts should be disabled.
- 3. Branch to the device driver.
- 4. Set the UIMASK bits so that B-type interrupts are masked during execution of the device driver that is operating in user mode.
- 5. Process interrupts with a high priority in the device driver.
- 6. Clear the UIMASK bits to 0 to return from processing in the device driver.



### **10.3.9 On-chip Module Interrupt Priority Registers (INT2PRI0 to INT2PRI7)**

INT2PRI0 to INT2PRI7 are 32-bit readable/writable registers used to set priorities (levels 31 to 0) for the on-chip module interrupts. INT2PRI0 to INT2PRI7 are initialized to H'0000 0000 by a reset.

INT2PRI0 to INT2PRI7 contain five-bit fields that are used to set up to 30 priority levels for the individual interrupt sources (interrupt requests are masked by settings of H'00 and H'01).



Table 10.5 shows the correspondence between interrupt request sources and bits in INT2PRI0 to INT2PRI7.





Note: A larger value corresponds to a higher priority. The interrupt request is masked when the bits are set to H'00 or H'01. For details, see the description above.

#### **10.3.10 Interrupt Source Register (INT2A0: Not affected by Mask States)**

INT2A0 is a 32-bit read-only register that indicates interrupt states of interrupt source modules regardless of the corresponding mask states. Even if interrupt masking is set in the interrupt mask register, corresponding bits in INT2A0 indicate source modules for which interrupt conditions have been satisfied (the corresponding interrupt is not generated). When sources that are masked should not be indicated, use INT2A1.



Table 10.6 shows the correspondence between bits in INT2A0 and sources.













#### **10.3.11 Interrupt Source Register (INT2A1: Affected by Mask States)**

INT2A is a 32-bit read-only register that indicates interrupt states of interrupt source modules for which the interrupts are not masked. Note that if an interrupt mask is set in the interrupt mask register, INT2A1 does not indicate the interrupt state of the source module in the corresponding bit. To check whether interrupts have been generated, regardless of the state of the interrupt mask register, use INT2A0.



Table 10.7 shows the correspondence between bits in INT2A1 and sources.











### **10.3.12 Interrupt Mask Register (INT2MSKR)**

INT2MSKR is a 32-bit readable/writable register that sets interrupt masking for each of the sources indicated in the interrupt source register. The CPU is not notified of interrupts for which the corresponding bits in INT2MSKRG are set to 1.

INT2MSKR is initialized to H'FFFF FFFF (mask state) by a reset.



RENESAS

Table 10.8 shows the correspondence between bits in INT2MSKR and interrupt masking.



# **Table 10.8 Correspondence between Bits in INT2MSKR and Interrupt Masking**







### **10.3.13 Interrupt Mask Clear Register (INT2MSKCR)**

INT2MSKCR is a 32-bit write-only register used to clear mask settings in the interrupt mask register. Setting a bit in this register to 1 clears the masking of the corresponding interrupt source. The bits of this register are always read as 0.



Table 10.9 shows the correspondence between bits in INT2MSKCR and interrupt mask clearing.

Bit	<b>Initial</b> Value R/W		<b>Target</b>	<b>Function</b>	<b>Description</b>
31 to All 0 26		R	(Reserved)	These bits are always read as 0. The write value should always be 0.	Clears interrupt masking for individual modules.
25	0	R/W	<b>GPIO</b>	Clears the GPIO interrupt masking	[When reading]
24	0	R/W	<b>FLCTL</b>	Clears the FLCTL interrupt	Always 0
				masking	[When writing]
23	0	R/W	SSI	Clears the SSI interrupt masking	0: Invalid
22	0	R/W	<b>MMCIF</b>	Clears the MMC interrupt masking	1: Interrupt mask is
21	0	R/W	<b>HSPI</b>	Clears the HSPI interrupt masking	cleared
20	0		R/W SIOF	Clears the SIOF interrupt masking	
19	0		$R/W$ PCIC $(5)$	Clears the PCIERR and PCIPWD3	
				to PCIPWD0 interrupts masking	
18	0		R/W PCIC (4)	Clears the PCIINTD interrupt masking	
17	0		$R/W$ PCIC (3)	Clears the PCIINTC interrupt masking	

**Table 10.9 Correspondence between Bits in INT2MSKCR and Interrupt Mask Clearing** 





### **10.3.14 On-chip Module Interrupt Source Registers (INT2B0 to INT2B7)**

INT2B0 to INT2B7 are 32-bit read-only registers that indicate more details on sources within interrupt source modules for which the interrupt state is indicated in the interrupt source register. INT2B0 to INT2B7 are not affected by the state of masking in the interrupt mask register. Bits for modules in the interrupt mask and interrupt enable registers enable and disable the operation of the corresponding detailed interrupt source bits.

The initial values of these registers are undefined (reserved bits are always read as 0).



**INT2B0:** Indicates detailed interrupt sources for the TMU.







**INT2B1:** Indicates detailed interrupt sources for the RTC.

**INT2B2:** Indicates detailed interrupt sources for the SCIF.





**INT2B3:** Indicates detailed interrupt sources for the DMAC.

Note: The DMA transfer end or half-end interrupt means the transfer has finished or half finished with the condition of specified to the corresponding TCR.



**INT2B4:** Indicates detailed interrupt sources for the PCIC.





**INT2B5:** Indicates detailed interrupt sources for the MMC.





**INT2B6:** Indicates detailed interrupt sources for the FLCTL.





**INT2B7:** Indicates detailed interrupt sources for the GPIO.



## **10.3.15 GPIO Interrupt Set Register (INT2GPIC)**

INT2GPIC enables interrupt requests input from the following pins: pins 0 to 6 of port E, pins 0 and 1 of port H, pin 0 of port J, and pins 4 and 5 of port J.

A GPIO interrupt is an active low level-sensed signal. Within the register, bits for the pins are arranged in four groups. Pins 0 to 2 of port E are allocated to group 0, pins 3 to 5 of port E are allocated to group 1, pins 0 and 1 of port H, pin 0 of port J, and pin 4 of port K are allocated to group 2, and pin 5 of port K and pin 6 of port E are allocated to group 3. Before enabling any of these interrupt requests, set the corresponding pin as an input in the corresponding port-control register (PECR, PHCR, PJCR, PKCR). For the port-control registers, see section 28, General Purpose I/O (GPIO).



When a GPIO port pin is configured as an interrupt, the INTC is notified when the interrupt condition is satisfied on that pin. However, the interrupt is indicated as a one-bit source in the INT2A0 or INT2A1 register of the INTC. The port and pin on which the interrupt was received can be identified by referring to the on-chip module interrupt source register INT2B7. The port group where the interrupt was generated can also be identified by referring to the INTEVT code in the CPU.



Table 10.10 shows the correspondence between the interrupt input pins and bits in INT2GPIC.

<b>Bit</b>	<b>Initial</b>		Value R/W Name	<b>Function</b>	<b>Description</b>
31 to All 0 26		R/W	(Reserved)	These bits are always read as 0. The write value should always be 0.	Enables a GPIO interrupt request for each pin. 0: Disables the corresponding
25	0		R/W PORTE6E	Enables interrupt request from pin 6 of port E.	interrupt request 1: Enables the corresponding
24	0	R/W	PORTK5E	Enables interrupt request from pin 5 of port K.	interrupt request
23 to All 0 20			R/W (Reserved)	These bits are always read as 0. The write value should always be 0.	
19	0		R/W PORTK4E	Enables interrupt request from pin 4 of port K.	
18	0		R/W PORTJ0E	Enables interrupt request from pin 0 of port J.	
17	0		R/W PORTH1E	Enables interrupt request from pin 1 of port H.	
16	0		R/W PORTHOE	Enables interrupt request from pin 0 of port H.	
15 to All $0$ 11			R/W (Reserved)	(Initial value: all 0)	
10	0		R/W PORTE5E	Enables interrupt request from pin 5 of port E.	
9	0		R/W PORTE4E	Enables interrupt request from pin 4 of port E.	
8	0		R/W PORTE3E	Enables interrupt request from pin 3 of port E.	
7 to 3	All 0		R/W (Reserved)	These bits are always read as 0. The write value should always be 0.	
2	0		R/W PORTE2E	Enables interrupt request from pin 2 of port E.	
1	0		R/W PORTE1E	Enables interrupt request from pin 1 of port E.	
0	0		R/W PORTE0E	Enables interrupt request from pin 0 of port E.	

**Table 10.10 Correspondence between Interrupt Input Pins and Bits in INT2GPIC** 



# **10.4 Interrupt Sources**

There are four types of interrupt sources: NMI, IRQ, IRL, and on-chip modules. Each interrupt has a priority level (16 to 0), with level 16 as the highest and level 1 as the lowest. When level 0 is set, the interrupt is masked and interrupt requests are ignored.

# **10.4.1 NMI Interrupt**

The NMI interrupt has the highest priority level of 16. It is always accepted unless the BL bit in SR of the CPU is set to 1. In sleep mode, the interrupt is accepted even if the BL bit is set to 1.

A setting can also be made to have the NMI interrupt accepted even if the BL bit is set to 1. Input from the NMI pin is edge-detected. The NMI edge selection bit (NMIE) in ICR0 is used to select either the rising or falling edge for detection. After modification of the NMIE bit in ICR0, the NMI interrupt is not detected for at least six bus clock cycles after the modification. When the INTMU bit in the CPUOPM is set to 1, the interrupt mask level (IMASK) in SR is automatically modified to level 15 on the acceptance of an NMI interrupt. When the INTMU bit in CPUOPM is cleared to 0, the IMASK value in SR is not affected by the acceptance of an NMI interrupt.

# **10.4.2 IRQ Interrupts**

IRQ interrupts are input by single-pin interrupts on pins IRQ/*IRL7* to IRQ/*IRL0*. IRQ interrupts are available when pins IRQ/IRL7 to IRQ/IRL0 are made to operate as IRQn ( $n = 0$  to 7) independent interrupt inputs by setting the IRLM0 and IRLM1 bits in ICR0 to 1.

The IRQnS1 and IRQnS0 bits in ICR1 are used to select one from among rising-edge, fallingedge, low-level, and high-level detection.

A priority level (from 15 to 0) can be set for each input by writing to INTPRI.

When an IRQ interrupt request is set for detection of the low level or high level, the IRQ interrupt pin input level should be held until the CPU has accepted the interrupt and started interrupt exception handling.

When high- or low-level detection has been selected, usage or non-usage of the holding function for interrupt requests can be selected by setting or clearing the LSH bit in ICR0. When usage of the holding function has been selected (ICR0.LSH  $=$  0), interrupt requests are held in the detection circuit and the interrupt request must be cleared in the exception handling routine after acceptance of the interrupt. For details, refer to section 10.7 Usage Notes. To select non-usage of the holding function, set the LSH bit in ICR0 to 1. In this case, the operation of IRQ level detection provides



upward compatibility with the "level-sense IRQ mode" of current SH-4 products (here, too, the detection of high or low levels is selectable).

Note: When high-or low-level detection is selected, once the interrupt request has been detected, the INTC holds the interrupt request as an interrupt source in INTREQ even if the level on the IRQ interrupt pin has been changed and canceled. The interrupt source is held until the CPU accepts any interrupt request (IRQ or not) or the corresponding interrupt mask bit is set to 1. Moreover, when the holding function is selected by clearing the LSH bit in ICR0 to 0, the interrupt request is held in the detection circuit. In this case, clearing of the interrupt request in the exception handling routine must be followed by clearing of the interrupt source setting being held in INTREQ. For details, see section 10.7 Usage Notes.

When the INTMU bit in CPUOPM is set to 1, the interrupt mask level (IMASK) in SR is automatically modified to the level of an accepted interrupt. When the INTMU bit is cleared to 0, the IMASK value in SR is not affected by the acceptance of an interrupt.

### **10.4.3 IRL Interrupts**

IRL interrupts are input as combinations of levels on pins IRQ/*IRL7* to IRQ/*IRL4* or IRQ/*IRL3* to IRQ/*IRL0*. The priority level is the value indicated by the levels (active low) on pins IRQ/*IRL7* to IRQ/*IRL4* or IRQ/*IRL3* to IRQ/*IRL0*. The low level on all pins from IRQ/*IRL7* to IRQ/*IRL4* or IRQ/*IRL3* to IRQ/*IRL0* corresponds to the highest-level interrupt request (interrupt priority level 15), and the high level on all pins corresponds to no interrupt request (interrupt priority level 0). Figure 10.2 shows an example of IRL interrupt connection, and table 10.11 shows the correspondence between the combinations of levels on the IRL pins and priority.



**Figure 10.2 Example of IRL Interrupt Connection** 



IRL3 or <b>IRL7</b>	IRL2 or <b>IRL6</b>	<b>IRL1</b> or <b>IRL5</b>	<b>IRLO</b> or <b>IRL4</b>	Interrupt <b>Priority Level</b>	<b>Interrupt Request</b>
Low	Low	Low	Low	15	Level 15 interrupt request
Low	Low	Low	High	14	Level 14 interrupt request
Low	Low	High	Low	13	Level 13 interrupt request
Low	Low	High	High	12	Level 12 interrupt request
Low	High	Low	Low	11	Level 11 interrupt request
Low	High	Low	High	10	Level 10 interrupt request
Low	High	High	Low	9	Level 9 interrupt request
Low	High	High	High	8	Level 8 interrupt request
High	Low	Low	Low	7	Level 7 interrupt request
High	Low	Low	High	6	Level 6 interrupt request
High	Low	High	Low	5	Level 5 interrupt request
High	Low	High	High	4	Level 4 interrupt request
High	High	Low	Low	3	Level 3 interrupt request
High	High	Low	High	$\overline{c}$	Level 2 interrupt request
High	High	High	Low	1	Level 1 interrupt request
High	High	High	High	0	No interrupt request

**Table 10.11 IRL[3:0], IRL[7:4] Pins and Interrupt Levels** 

IRL interrupt detection requires a built-in noise-cancellation feature; that is, a mechanism to ensure that transient level changes on the IRL pins are not detected as interrupts. For this purpose, an IRL interrupt is not detected unless the levels sampled per bus-clock cycle remain unchanged for four consecutive cycles.

The IRL interrupt priority level should be maintained until the CPU has accepted the interrupt and started interrupt exception handling. It is possible to change the priority level to a higher priority.

When IRL level-encoded interrupts have been selected, usage or non-usage of the holding function for interrupt requests can be selected by clearing or setting the LSH bit in ICR0. When usage of the holding function has been selected  $(ICRO.LSH = 0)$ , interrupt requests are held in the detection circuit and the interrupt request must be cleared in the exception handling routine after acceptance of the interrupt. For details, refer to section 10.7 Usage Notes. To select non-usage of the holding function, set the LSH bit in ICR0 to 1. In this case, the operation of IRL level detection provides upward compatibility with the level-encoded IRL interrupts on current SH-4 products.

Note: There is no interrupt source register for IRL interrupt requests. When the holding function is in use, however, operation is as follows. If, after detection of an IRL interrupt, the levels on the IRL pins are changed or withdraw the interrupt before it has been accepted by the CPU, the detection circuit retains the highest detected priority level for IRL interrupts until the CPU accepts any interrupt request (IRL or not) or the corresponding mask bit has been set to 1. The interrupt exception handling routine must then clear the IRL interrupt request held in the detection circuit. For details, see section 10.7 Usage Notes.

When the INTMU bit in CPUOPM is set to 1, the interrupt mask level (IMASK) in SR is automatically modified to the level of the accepted interrupt. When the INTMU bit is cleared to 0, the IMASK value in SR is not affected by the acceptance of an interrupt.

### **10.4.4 On-chip Module Interrupts**

On-chip module interrupts are interrupts generated by on-chip modules. The interrupt sources are not assigned unique interrupt vectors; however, the sources are reflected in the interrupt event register (INTEVT), so using the INTEVT value as a branch offset in the exception handling routine provides a convenient and useful way to identify the sources and handle the individual interrupts.

A priority level from 31 to 0 can be set for each module by means of INT2PRI0 to INT2PRI7. The INTC rounds off the lowest order bit and sends a 4-bit code to the CPU. For details, see section 10.4.5, Interrupt Priority Levels of On-chip Module Interrupts.

The interrupt mask level bits (IMASK) in SR are not affected by the processing of an on-chip module interrupt.

Interrupt source flags and interrupt enable flags for on-chip modules should only be updated when the BL bit in SR is set to 1 or while the corresponding interrupt will not occur because its mask bit has been set. To prevent the erroneous acceptance of interrupts from sources that should have been updated, start by reading the on-chip module register that contains the corresponding flag, wait for the priority determination time shown in table 10.13 (i.e. the period required to read a register in INTC; this operation is driven by the peripheral clock), and then clear the BL bit to 0 or clear the corresponding interrupt mask. This will secure the necessary time internally. When a number of flags have to be updated, reading only the register containing the last flag to have been updated causes no problems.

If flag updating is performed while the BL bit is cleared to 0, the program may jump to the interrupt handling routine when the INTEVT value is 0. In this case, interrupt processing is initiated due to the timing relationship between the updating of the flag and recognition of the interrupt request within this LSI. Processing can be continued without any problem after the execution of an RTE instruction.

### **10.4.5 Interrupt Priority Levels of On-chip Module Interrupts**

When any interrupt is generated, the INTC outputs the corresponding interrupt exception code (INTEVT code) to the CPU. The code identifies the individual interrupt source. When the CPU accepts an interrupt, the corresponding INTEVT code is indicated in INTEVT. Even without reading the interrupt source register of the INTC, the interrupt source can be identified by reading INTEVT of the CPU from the interrupt handler. Table 10.12 lists the sources of interrupts and the corresponding interrupt exception codes.

An on-chip module interrupt source can be assigned any of 30 (5-bit) priority levels (see figure 10.3). The interrupt level-reception interface is four bits wide and thus handles 15 priority levels (with H'0 as the interrupt-request mask setting). The value in the INTC consists of five bits, one bit of which is an extension that allows the assignment of an individual priority level to each of the on-chip modules. When the CPU is notified of the priority, the lowest-order bit is rounded off to leave four bits of data. For example, two interrupt sources with priority levels set to H'1A and H'1B will both be output to the CPU as the 4-bit priority level H'D. That is, the two interrupt sources have the same priority value. However, although the rounded codes are the same for both interrupt sources, the interrupt with priority level H'1B clearly has priority when we consider the 5-bit data in the priority setting. That is, the 5-bit values in the fields shown in table 10.5 give INTC a way to differentiate between interrupts with the same four-bit priority level.





### **Figure 10.3 On-chip Module Interrupt Priority**

#### **10.4.6 Interrupt Exception Handling and Priority**

Table 10.12 lists the codes for the interrupt event register (INTEVT) and the order of interrupt priority.

Each interrupt source is assigned a unique INTEVT code. The start address of the exception handling routine is the same for all of the interrupt sources. Therefore, the INTEVT value is used to control branching at the start of the exception handling routine. For instance, the INTEVT values are suitable for use as branch offsets.

The priority order of the on-chip modules is specified as desired by setting values from 31 to 2 in INT2PRI0 to INT2PRI7. Values 0 and 1 mask the corresponding interrupt. The priority values for the on-chip modules are returned to 0 by a reset.

When interrupt sources share the same priority level and are generated simultaneously, they are handled according to the default priority order given in table 10.12.

Values of INTPRI, INT2PRI0 to INT2PRI7, INTMSK0 to INTMSK2, and INT2MSKR should only be updated while the BL bit in SR is set to 1, or the corresponding interrupt is masking. To prevent erroneous interrupt acceptance, clear the BL bit to 0 after having read one of the interrupt priority level-setting registers, or clear the corresponding interrupt mask. This will secure the necessary timing internally.



RENESAS

#### **Table 10.12 Interrupt Exception Handling and Priority**













Note: \* ITI: Interval timer interrupt TUNI0 to TUNI5: TMU channels 0 to 5 under flow interrupt TICPI2: TMU channel 2 input capture interrupt DMINT0 to DMINT11: Transfer end or half-end interrupts for DMAC channel 0 to 11 DMAE: DMAC address error interrupt (channel 0 to 11) ERI0, ERI1: SCIF channel 0, 1 receive error interrupts RXI0, RXI1: SCIF channel 0, 1 receive data full interrupts BRI0, BRI1: SCIF channel 0, 1 break interrupts TXI0, TXI1: SCIF channel 0, 1 transmission data empty interrupts FLSTE: FLCTL error interrupt FLTEND: FLCTL error interrupt FLTRQ0: FLCTL data FIFO transfer request interrupt FLTRQ1: FLCTL control code FIFO transfer request interrupt



# **10.5 Operation**

### **10.5.1 Interrupt Sequence**

The sequence of interrupt operations is described below. Figure 10.4 is the flowchart of the operations.

- 1. Interrupt request sources send interrupt request signals to the INTC.
- 2. The INTC selects the interrupt with the highest-priority among the interrupts that have been sent, according to the priority levels set in INTPRI and INT2PRI0 to INT2PRI7. Lowerpriority interrupts are held as pending interrupts. If two of the interrupts have the same priority level or multiple interrupts are generated by a single module, the interrupt with the highest priority is selected according to table 10.12.
- 3. The priority level of the interrupt selected by the INTC is compared with the interrupt mask level (IMASK) set in SR of the CPU. If the priority level is higher than the mask level, the INTC accepts the interrupt and sends an interrupt request signal to the CPU.
- 4. The CPU accepts an interrupt at the next break between instructions.
- 5. The interrupt source code is set in the interrupt event register (INTEVT).
- 6. The SR and program counter (PC) are saved in SSR and SPC, respectively. At the same time, R15 is saved in SGR.
- 7. The BL, MD, and RB bits in SR are set to 1.
- 8. Execution jumps to the start address of the interrupt exception handling routine (the sum of the value set in the vector base register (VBR) and H'0000 0600).

In the exception handling routine, branching with the INTEVT value as an offset provides a convenient way to differentiate between the interrupt sources. Execution thus branches to the handling routines for the individual interrupt sources.

- Notes: 1. When the INTMU bit in the CPU operating mode register (CPUOPM) is set to 1, the interrupt mask level (IMASK) in SR is automatically set to the level of the accepted interrupt. When the INTMU bit is cleared to 0, the IMASK value in SR is not affected by the accepted interrupt.
	- 2. The interrupt source flag should be cleared in the interrupt handling routine. To ensure that an interrupt source which should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, wait for the time shown in table 10.8, and then clear the BL bit or execute an RTE instruction.
	- 3. The power-on reset initializes the values of the interrupt mask bits for IRQ interrupts, IRL interrupts, and interrupts for the on-chip modules. Thus, INTMSKCLR must be used to clear the interrupt mask setting (INTMSK) for any required IRQ, IRL, and onchip module interrupts .






### **10.5.2 Multiple Interrupts**

When multiple interrupts must be handled, the interrupt handling routine should include the following procedure:

- 1. Identify the interrupt source by using the INTEVT code as an offset in branching to the corresponding interrupt handling routine.
- 2. Clear the interrupt source in the corresponding interrupt handling routine.
- 3. Save SSR and SPC on the stack.
- 4. Clear the BL bit in SR. When the INTMU bit in CPUOPM is set to 1, the interrupt mask level (IMASK) in SR is automatically modified to the priority level of the accepted interrupt. When the INTMU bit in CPUOPM is cleared to 0, use software to set the IMASK bit in SR to the same priority level as the accepted interrupt.
- 5. Execute processing as required in response to the interrupt.
- 6. Set the BL bit in SR to 1.
- 7. Restore SSR and SPC from the stack.
- 8. Execute the RTE instruction.

Following this procedure in the above order ensures that, if further interrupts are generated, an interrupt with higher priority than the one currently being handled can be accepted after step 4. This reduces the interrupt response time for urgent processing.

### **10.5.3 Interrupt Masking by MAI Bit**

Setting the MAI bit in ICR0 to 1 selects masking of interrupts while the NMI signal is low regardless of the BL and IMASK bit settings in SR.

• Normal operation or sleep mode

All other interrupts are masked while the NMI signal is low. Note that only NMI interrupts due to NMI signal input are generated.



# **10.6 Interrupt Response Time**

Table 10.13 shows the components of the interrupt response time for the five classes of interrupt in terms of response time. The response time is the interval from generation of an interrupt request until the start of interrupt exception handling; i.e. until fetching of the first instruction of the exception handling routine.





[Legend]

Icyc: Period of one CPU clock cycle

Scyc: Period of one SuperHyway clock cycle

Bcyc: Period of one bus clock cycle

Pcyc: Period of one peripheral clock cycle

S: Number of instruction execution states

# **10.7 Usage Notes**

### **10.7.1 To Clear Interrupt Request When Holding Function Selected**

When an IRQ level-sense interrupt request or IRL level-encoded interrupt request (IRQ/IRL level interrupt request) is generated and the holding function is in use, the interrupt request must be cleared in the interrupt handling routine after it has been accepted. Figure 10.5 shows an example of an interrupt-handling routine to clear interrupt request holding in the detection circuit.



**Figure 10.5 Example of Interrupt Handling Routine** 

To cancel an interrupt request after its acceptance by the CPU, the external device that generated the request must be notified of its acceptance. The method of notification might take the form of using the GPIO to output the acceptance level or interrupt pin information, or writing to a special address in the local bus space. It is necessary to consecutively execute writing to and reading from the GPIO register or the special location in the local bus space.

After clearing an interrupt request that is held in the detection circuit, ensure that the time required for the CPU to detect the interrupt has elapsed. To ensure this time, consecutively execute writing to INTMSK0/1 and INTMSKCLR0/1 and reading of INTMSK0/1.

RENESAS

## **10.7.2 Notes on Setting IRQ/***IRL[7:0]* **Pin Function**

When switching between individual interrupt and level-encoded interrupt functions on the IRQ/*IRL[7:0]* pins, the INTC may wind up holding an interrupt that was generated by mistake. Therefore, to prevent the detection of such unintentional interrupts, mask all IRQ and IRL interrupts before switching between IRQ/*IRL[7:0]* pin functions.



### **Table 10.14 Switching Sequence of IRQ/***IRL[7:0]* **Pin Function**

#### **10.7.3 To clear IRQ and IRL interrupt requests**

The procedure for clearing interrupts held in the INTC is as follows.

### • **To clear IRL interrupt requests**

When the holding function is in use  $(ICR0.LSH = 0)$ , clear an IRL interrupt request from the IRQ/IRL[3:0] pins by writing a 1 to the IM10 bit in INTMSK1, and clear an IRL interrupt request from the IRQ/IRL[7:4] pins by writing a 1 to the IM11 bit in the same register. IRL interrupt requests held in the detection circuit are not cleared even if each of the corresponding interrupt levels is masked by the setting in INTMSK2.

When the holding function is not in use  $(ICRO.LSH = 1)$ , interrupt requests are simply not held.

### • **To clear IRQ level-sense interrupt requests**

When the holding function is in use  $(ICR0.LSH = 0)$ , clear an IRQ level-sense interrupt request from the IRQ/*IRL[7:0]* pins by writing a 1 to the corresponding mask bit (IM07 to IM00) of INTMSK0.



IRQ interrupt requests held in the detection circuit are not cleared even if a 0 is written to the corresponding bit in INTPRI. The IRQ interrupt sources detected by the INTC (which will be cleared when they are accepted by the CPU) can be confirmed by reading INTREQ. When not using holding function  $(ICRO.LSH = 1)$ , the interrupt request is not held but the interrupt source is set to the corresponding bit in INTREQ that is to be cleared when the CPU accepts it.

### • **To clear IRQ edge-detection interrupt requests**

To clear an IRQ edge-detection interrupt request from the IRQ/*IRL[7:0]* pins, read the value 1 from the corresponding IRn ( $n = 0$  to 7) bit in INTREQ and then write a 0 to the same bit. An IRQ interrupt request detected by the INTC is not cleared even if a 1 is written to the corresponding bit in INTMSK0.



# Section 11 Local Bus State Controller (LBSC)

The local bus state controller (LBSC) divides the external memory space and outputs control signals corresponding to the specifications of various types of memory and bus interfaces. The LBSC enables the connection of SRAM or ROM, etc., to this LSI. It also supports the PCMCIA interface protocol, which is used to implement simplified system design and high-speed data transfers in a compact system.

# **11.1 Features**

The LBSC has the following features.

- Controls six areas, areas 0 to 2 and 4 to 6, of an external memory space divided into seven areas.
	- Maximum 64 Mbytes for each of areas 0 to 2 and 4 to 6
	- Bus width of each area can be controlled through register settings (except area 0, which is controlled by the external pin setting)
	- Wait-cycle insertion by the RDY pin
	- Wait-cycle insertion can be controlled by a program
	- Types of memory are specifiable for connection to each area
	- Output of the control signals of memory to each area
	- Automatic wait cycle insertion to prevent data bus collisions on consecutive memory accesses
	- Insertion of cycles to ensure the setup time and hold time to the write strobe on a write cycle enables connection to low-speed memory
- SRAM interface
	- Wait-cycle insertion can be controlled by a program
	- Insertion of the wait cycle through the RDY pin
		- Connectable areas : 0 to 2 and 4 to 6
		- Settable bus widths: 32, 16, and 8 bits
- Burst ROM interface
	- Wait-cycle insertion can be controlled by a program
	- Burst length specified by the register
		- Connectable areas: 0 to 2 and 4 to 6
		- Settable bus widths: 32, 16, and 8 bits



- MPX interface
	- Address/data multiplexing Connectable areas: 0 to 2 and 4 to 6 Settable bus width: 32 bits
- Byte control SRAM interface
	- SRAM interface with byte control Connectable areas: 1 and 4 Settable bus widths: 32 and 16 bits
- PCMCIA interface
	- Wait-cycle insertion can be controlled by a program
	- Bus sizing function for I/O bus width
	- Little endian
		- Connectable areas: 5 and 6
		- Settable bus widths: 16 and 8 bits
	- Function for ATA device access

Figure 11.1 shows a block diagram of the LBSC.





**Figure 11.1 LBSC Block Diagram** 



# **11.2 Input/Output Pins**

Table 11.1 shows the LBSC pin configuration.

### **Table 11.1 Pin Configuration**





Notes: 1. These pins are multiplexed with the GPIO pins.

- 2. This pin is multiplexed with the TMU/RTC and GPIO pin.
- 3. This pin is multiplexed with the GPIO pin.
- 4. When bits TYPE2 to TYPE0 in the CS5 bus control register (CS5BCR) are set to b'100, CE2A act as PCMCIA output pin, and bits TYPE2 to TYPE0 in the CS6 bus control register (CS6BCR) are set to B'100, CE2B act as PCMCIA output pin.
- 5. This pin is multiplexed with the INTC and FLCTL pin.
- 6. This pin is multiplexed with the SCIF, MMCIF and GPIO pin.
- 7. This pin is multiplexed with the MODE control and GPIO pin.
- 8. This pin is multiplexed with the MRESETOUT, H-UDI, and GPIO pin.
- 9. This pin is multiplexed with the INTC, H-UDI and GPIO pin.
- 10. Can be selectable the polarity (initial state is low active). For details, see section 14, Direct Memory Access Controller (DMAC).
- 11. Can be selectable the polarity and detection edge (initial state is low active). For details, see section 14, Direct Memory Access Controller (DMAC).

# **11.3 Area Overview**

### **11.3.1 Space Divisions**

The architecture of this LSI provides a 32-bit address space. The virtual address space is divided into five areas (P0 to P4 areas) according to the upper address value.

This LSI supports both a 29-bit and a 32-bit physical address space, and the LBSC supports a 29 bit physical address space. The 29-bit physical address space is divided into eight areas (areas 0 to 7) according to the upper three bits [28:26] of an address and the LBSC can control areas 0 to 2 and 4 to 6 as an external memory space. The maximum capacity of each area used as an external memory space is 64 Mbytes; the LBSC can control a total of 6 areas with a maximum capacity of 384 Mbytes as the external memory spaces.

A virtual address can be allocated to any physical address through the address translation function of the MMU. For details, see section 7, Memory Management Unit (MMU).

With the LBSC, various types of memory or PC cards can be connected to each of the six areas as shown in table 11.2, and accordingly output the chip select signals (CS0 to CS2, CS4 to CS6, CE2A and CE2B). CS0 to CS2 are asserted when accessing areas 0 to 2 individually, and CS4 to CS6 are asserted when accessing areas 4 to 6 individually. When the PCMCIA interface is selected for area 5 or 6, CE2A or CE2B is asserted along with CS5 and CS6 for the bytes to be accessed.

Area 3 is for DDR-SDRAM memory space and controlled by the DDR-SDRAM Interface (DDRIF). For details, see section 12, DDR-SDRAM Interface (DDRIF).

Areas 2, 4, and 5 can also be used for the DDR-SDRAM memory space, and area 4 can also be used for the PCI memory space by setting the Memory Address Map Select Register (MMSELR). Area 7 is a reserved area. For the PCI memory space, see section 13, PCI Controller (PCIC). Both DDRIF and PCIC support a 32-bit physical address space in addition to a 29-bit address. For a 32 bit physical address, refer also to section 7.7, 32-Bit Address Extended mode.





**Figure 11.2 Correspondence between Virtual Address Space and External Memory Space of LBSC** 





# **Table 11.2 LBSC External Memory Space Map**



Notes: 1. The memory bus width is specified by external pins (MODE3 and MODE4).

- 2. The memory bus width is specified by the register.
- 3. Area 3 is used specifically for the DDR-SDRAM. For details, see section 12, DDR-SDRAM Interface (DDRIF).
- 4. These areas can be used for the DDR-SDRAM by setting MMSELR. For details, see section 12, DDR-SDRAM Interface (DDRIF).
- 5. This area can be used for the PCI memory by setting MMSELR. For details, see section 13, PCI Controller (PCIC).
- 6. With the PCMCIA interface, the bus width is either 8 bits or 16 bits.
- 7. Area 7 is a reserved area. If a reserved area is accessed, correct operation cannot be guaranteed.
- 8. If 8 or 16 bytes access transfer by another LSI internal bus master module is being executed, the LBSC is executing two or four times 32-bit access individually.



**Figure 11.3 External Memory Space Allocation (29-bit address mode)** 



#### **11.3.2 Memory Bus Width**

The memory bus width of the LBSC can be set independently for each area. For area 0, a bus width of 8, 16, or 32 bits is set according to the external pin settings at a power-on reset by the PRESET pin. The correspondence between the external pins (MODE 4 and MODE 3) and the bus width at a power-on reset is shown below.





When either the SRAM or ROM interface is used in areas 1 to 2 and 4 to 6, a bus width of 8, 16, or 32 bits can be selected through the CSn bus control register (CSnBCR). When the burst ROM interface is used, a bus width of 8, 16, or 32 bits can be selected. When the byte-control SRAM interface is used, a bus width of 16 or 32 bits can be selected. When the MPX interface is used, a bus width of 32 bits should be selected.

When using the PCMCIA interface, a bus width of 8 or 16 bits should be selected. For details, see section 11.5.5, PCMCIA Interface.

For details, see section 11.4.3, CSn Bus Control Register (CSnBCR).

The bus width of the DDR-SDRAM and the PCI interfaces is 32 bits. For details, see section 12, DDR-SDRAM Interface (DDRIF), and section 13, PCI Controller (PCIC).

The addresses of area 7 (H'1C00 0000 to H'1FFF FFFF) are reserved and must not be used.

### **11.3.3 Data Alignment**

This LSI supports the big endian and little endian methods of data alignment. The data alignment method is specified using the external pin (MODE5) at a power-on reset.

#### **Table 11.4 Correspondence Between External Pin (MODE5) and Endian**



### **11.3.4 PCMCIA Support**

This LSI supports the PCMCIA interface specifications for areas 5 and 6 in the external memory space.

The IC memory card interface and I/O card interface prescribed in JEIDA specifications version 4.2 (PCMCIA2.1) are supported.

Both the IC memory card interface and the I/O card interface are supported in areas 5 and 6 in the external memory space.

The PCMCIA interface is only supported in little endian mode.

#### **Table 11.5 PCMCIA Interface Features**





## **Table 11.6 PCMCIA Support Interface**









Notes: 1. I/O means input/output on the side of the PCMCIA card.

 The polarity of the PCMCIA card interface means that on the side of the card, while the polarity of the corresponding pin of this LSI means that on the side of this LSI.

- 2. WP is not supported.
- 3. Check the polarity.



# **11.4 Register Descriptions**

Table 11.7 shows the LBSC register configuration. Table 11.8 shows the register state in each processing mode.

### **Table 11.7 Register Configuration**



Note: \* Do not access registers with other than the designated access size.



# **Table 11.8 Register State in Each Processing Mode**





### **11.4.1 Memory Address Map Select Register (MMSELR)**

MMSELR is a 32-bit register that selects memory address maps for areas 2 to 5. This register should be accessed at the address H'FF40 0020 in longword. Writing is accepted only when the upper 16-bit data is H'A5A5 to prevent unintentional writing. The upper 29 bits are always read as 0. This register is initialized by a power-on reset or a manual reset.









The MMSELR must be written by the CPU. Writing to MMSELR, the DMAC or PCIC module must be set not to access to any resources, and all processing should be finished (for example, the SYNCO instruction preceding the MOV instruction should be executed) before MMSELR is modified.

In addition, execute the MOV instruction to read out MMSELR (a dummy read) twice and the SYNCO instruction in succession immediately after a MOV instruction of write to MMSELR.

Example:

```
----------------------------------------------------------------------- 
MOV.L #H'FF400020, R0 ; 
MOV.L #MMSELR_DATA, R1 ; MMSELR_DATA=Writing value of MMSELR 
SYNCO ; (upper word=H'A5A5) 
MOV.L R1, @R0 ; Writing to MMSELR
MOV.L @R0, R2 
MOV.L @R0, R2 
SYNCO 
-----------------------------------------------------------------------
```
RENESAS

The instruction to modify the value of the MMSELR should be allocated non-cacheable P2 area and an address that will not be affected by an address map change.

Write to MMSELR before enabling the Instruction cache, Operand cache, and MMU address translation, and then do not write to it again until after power-on reset or manual reset.

#### **11.4.2 Bus Control Register (BCR)**

BCR is a 32-bit readable/writable register that specifies the function and bus cycle status for each area. BCR is initialized to H'0000 0000 in big endian or H'8000 0000 in little endian by a poweron reset, but is not initialized by a manual reset mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	<b>END</b> <b>IAN</b>					DPUP	–	<b>IOPUP</b>		DACKBST[3:0]					<b>BREQ</b> EN	<b>DMA</b> <b>BST</b>
Initial value:	$0/1*$	0	0	0	0	$\Omega$	0	0	0	0	0	0	0	0	0	0
$R/W$ :	R/W	R	R	R	R	R/W	R	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2		$\Omega$
		HIZ <b>CNT</b>								ASYNC[6:0]						
Initial value:	0	0	0	0	0	$\Omega$	0	0	$\Omega$	0		0	0	0	0	0
$R/W$ :	R	R/W	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* The intial value of the endian bit (bit 31) depends on the MODE5 pin setting.













### **11.4.3 CSn Bus Control Register (CSnBCR)**

CSnBCR are 32-bit readable/writable registers that specify the bus width for area n ( $n = 0$  to 2 and 4 to 6), numbers of wait, setup, and hold cycles to be inserted, burst length, and memory types.

Some types of memory continue to drive the data bus immediately after the read signal is inactivated. Therefore, a data bus collision may occur when there is consecutive memory access to different areas or writing to a memory immediately after reading. This LSI automatically inserts the number of idle cycles set by CSnBCR to prevent data bus collision.

CSnBCR is initialized to H'7777 7770 by a power-on reset, but is not initialized by a manual reset. Do not access external memory space other than area 0 until the CSnBCR initialization is completed.



RENESAS

















## **11.4.4 CSn Wait Control Register (CSnWCR)**

CSnWCR ( $n = 0$  to 2, 4 to 6) are 32-bit readable/writable registers that specify the number of wait cycles to be inserted, the pitch of data access for burst memory accesses, and the number of cycles to be inserted for the address setup time to the read/write strobe assertion or for the data hold time from the write strobe negation.

CSnBCR is initialized to H'7777 770F by a power-on reset, but is not initialized by a manual reset.
















#### **11.4.5 CSn PCMCIA Control Register (CSnPCR)**

CSnPCR is a 32-bit readable/writable register that specifies the timing for the PCMCIA interface connected to area n (n = 5 or 6), the space property, and the assert/negate timing for the  $\overline{OE}(R\overline{D})$ and  $\overline{WE}$  signals. In addition, the wait timing for area 5 and 6 access can be set in CSnPCR for the first half and second half individually. The first half of area 5 is allocated from H'1400 0000 to H'15FF FFFF, and the second half of area 5 is allocated from H'1600 0000 to H'17FF FFFF. The first half of area 6 is allocated from H'1800 0000 to H'19FF FFFF, and the second half of area 6 is allocated from H'1A00 0000 to H'1BFF FFFF (each address is an external address).

The pulse widths of  $\overline{OE}$  and  $\overline{WE}$  assertion for the first half of area 5 and 6 are set using the IW bits in CSnWCR. CSnPCR is initialized to H'7700 0000 by a power-on reset, but is not initialized by a manual reset.















RENESAS





# **11.5 Operation**

### **11.5.1 Endian/Access Size and Data Alignment**

This LSI supports both big-endian mode, in which the upper byte in a string of byte data is at address 0, and little-endian mode, in which the lower byte in a string of byte data is at address 0. The mode is specified by the external pin (MODE5 pin) at a power-on reset through the RESET pin. At a power-on reset by PRESET, big-endian mode is specified when the MODE5 pin is low, and little-endian mode is specified when the MODE5 pin is high.

A data bus width of 8, 16, or 32 bits can be selected for the normal memory interface, and one of 8 or 16 bits can be selected for the PCMCIA interface. Data alignment is carried out according to the data bus width and endian mode of each device. Accordingly, when the data bus width is smaller than the access size, multiple bus cycles are automatically generated to reach the access size. In this case, access is performed by incrementing the addresses corresponding to the bus width. For example, when a longword access is performed at the area with an 8-bit width in the SRAM interface, each address is incremented one by one, and then access is performed four times. In the 32-byte transfer, a total of 32-byte data is continuously transferred according to the set bus width. The first access is performed on the data for which there was an access request, and the remaining accesses are performed in wraparound method according to the set bus width. The bus is not released during these transfers. In this LSI, data alignment and data length conversion between different interfaces is performed automatically.

When an 8- or 16-byte transfer is requested, the LBSC executes the transfer in two or four separate 4-byte accesses.

The relationship between the endian mode, device data length, and access unit are shown in tables 11.9 to 11.14.



## **Table 11.9 32-Bit External Device/Big-Endian Access and Data Alignment**

#### **Table 11.10 16-Bit External Device/Big-Endian Access and Data Alignment**







## **Table 11.11 8-Bit External Device/Big-Endian Access and Data Alignment**





## **Table 11.12 32-Bit External Device/Little-Endian Access and Data Alignment**

#### **Table 11.13 16-Bit External Device/Little-Endian Access and Data Alignment**







## **Table 11.14 8-Bit External Device/Little-Endian Access and Data Alignment**



### **11.5.2 Areas**

## **(1) Area 0**

For area 0, physical address bits 28 to 26 are 000.

The interfaces that can be set for this area are the SRAM, burst ROM and MPX interfaces.

A bus width of 8, 16, or 32 bits is selectable with external pins MODE4 and MODE3 at a poweron reset. For details, see section 11.3.2, Memory Bus Width.

When area 0 is accessed, the CS0 signal is asserted.

In the case where the SRAM interface is set, the  $\overline{RD}$  signal, which can be used as OE, and write control signals WE0 to WE3 are asserted.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS0WCR can be selected.

When the burst ROM interface is used, a burst pitch number in the range of 0 to 7 is selectable with bits BW2 to BW0 in CS0BCR.

Any number of wait cycles can be inserted in each bus cycle through the external wait pin (RDY). (When the insert number is 0, the RDY signal is ignored.)

When the burst ROM interface is used, the number of transfer cycles for a burst cycle is selected from a range of 2 to 9 according to the number of wait cycles.

The setup time and hold time (cycle number) of the address and CS0 signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS0WCR. The BS hold cycles can be set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1 or more.

## **(2) Area 1**

For area 1, physical address bits 28 to 26 are 001.

The interfaces that can be set for this area are the SRAM, burst ROM, MPX and byte-control SRAM interfaces.

A bus width of 8, 16, or 32 bits is selectable with bits SZ in CS1BCR. When the MPX interface is used, a bus width of 32 bits should be selected through bits SZ in CS1BCR. When using the bytecontrol SRAM interface, select a bus width of 16 or 32 bits.

When area 1 is accessed, the CS1 signal is asserted.

In the case where the SRAM interface is set, the  $\overline{RD}$  signal, which can be used as  $\overline{OE}$ , and write control signals  $\overline{WEO}$  to  $\overline{WEO}$  are asserted.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS1WCR can be selected.

When the burst ROM interface is used, a burst pitch number in the range of 0 to 7 is selectable with bits BW2 to BW0 in CS1BCR.

Any number of wait cycles can be inserted in each bus cycle through the external wait pin (RDY). (When the insert number is 0, the RDY signal is ignored.)

The setup time and hold time (cycle number) of the address and CS1 signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS1WCR. The BS hold cycles can be set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1 or more.

### **(3) Area 2**

For area 2, physical address bits 28 to 26 are 010.

The interfaces that can be set for this area are the SRAM, burst ROM, MPX and DDR-SDRAM interfaces.

When the SRAM interface is used, a bus width of 8, 16, or 32 bits is selectable with bits SZ in CS2BCR. When the MPX interface is used, a bus width of 32 bits should be selected through bits SZ in CS2BCR.

When area 2 is accessed, the CS2 signal is asserted (except for DDR-SDRAM area).

In the case where the SRAM interface is set, the  $\overline{RD}$  signal, which can be used as  $\overline{OE}$ , and write control signals WE0 to WE3 are asserted.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS2WCR can be selected.

Any number of wait cycles can be inserted in each bus cycle through the external wait pin (RDY). (When the insert number is 0, the RDY signal is ignored.)

The setup time and hold time (cycle number) of the address and CS2 signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS2WCR. The BS hold cycles can be set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1 or more.

When using area 2 for the DDR-SDRAM interface, set the AREASEL bit in MMSELR. Then the CS2 signal is not asserted. When the DDR-SDRAM is used, see section 12, DDR-SDRAM Interface (DDRIF).

#### **(4) Area 3**

For area 3, physical address bits 28 to 26 are 011.

This area is used only for the DDR-SDRAM interface. For details, see section 12, DDR-SDRAM Interface (DDRIF).

## **(5) Area 4**

For area 4, physical address bits 28 to 26 are 100.

The interfaces that can be set for this area are the SRAM, burst ROM, MPX , byte control SRAM, DDR-SDRAM and PCI local bus interfaces.

A bus width of 8, 16, or 32 bits is selectable with bits SZ in CS4BCR. When the MPX interface is used, a bus width of 32 bits should be selected through bits SZ1 and SZ0 in CS4BCR. When the byte control SRAM interface is used, select a bus width of 16 or 32 bits. For details, see section 11.3.2, Memory Bus Width.

When area 4 is accessed, the CS4 signal is asserted (except for DDR-SDRAM and PCI areas).

In the case where the SRAM interface is set, the  $\overline{RD}$  signal, which can be used as  $\overline{OE}$ , and write control signals  $\overline{WEO}$  to  $\overline{WEO}$  are asserted.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS4WCR can be selected. Any number of wait cycles can be inserted in each bus cycle through the external wait pin (RDY). (When the insert number is 0, the RDY signal is ignored.)

The setup time and hold time (cycle number) of the address and CS4 signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS4WCR. The BS hold cycles can be set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1 or more.

When using area 4 as the DDR-SDRAM or PCI local bus interface, set the AREASEL bit in MMSELR. Then the CS4 signal is not asserted. When the DDR-SDRAM or PCI is used, see section 12, DDR-SDRAM Interface (DDRIF) or section 13, PCI Controller (PCIC), respectively.

### **(6) Area 5**

For area 5, physical address bits 28 to 26 are 101.

The interfaces that can be set for this area are the SRAM, burst ROM, PCMCIA, MPX, and DDR-SDRAM interfaces.



When the SRAM or burst ROM interface is used, a bus width of 8, 16, or 32 bits is selectable with bits SZ in CS5BCR. When the MPX interface is used, a bus width of 32 bits should be selected through bits SZ in CS5BCR. When the PCMCIA interface is used, select a bus width of 8 or 16 bits with SZ in CS5BCR. For details, see section 11.3.2, Memory Bus Width.

When area 5 is accessed, the CS5 signal is asserted.

In addition, the RD signal, which can be used as OE, and write control signals WE0 to WE3 are asserted. While the PCMCIA interface is used, the CE1A and CE2A signals, the RD signal, (which can be used as  $\overline{OE}$ ), the  $\overline{WE0}$ ,  $\overline{WE1}$ ,  $\overline{WE2}$ , and  $\overline{WE3}$  signals, (which can be used as,  $\overline{REG}$ ,  $\overline{WE}$ ,  $\overline{IORD}$ , and  $\overline{IOWR}$ , respectively) are asserted.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS5WCR can be selected.

Any number of wait cycles can be inserted in each bus cycle through the external wait pin (RDY). (When the insert number is 0, the  $\overline{RDY}$  signal is ignored.)

The setup time and hold time (cycle number) of the address and  $\overline{CS}5$  signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS5WCR. The BS hold cycles can be set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1 or more.

For the PCMCIA interface, the setup time of addresses to the read/write strobe signals (CE1A and CE2A) can be specified within a range from 0 to 15 cycles through bits TEDA/B2 to TEDA/B0 and TEDA/B to TEHA/B in CS5PCR. In addition, the number of wait cycles can be specified within a range from 0 to 50 cycles through bits PCWA/B1 and PCWA/B0. The number of wait cycles specified by CS5PCR is added to the value specified by IW3 to IW0 in CS5WCR or PCIW3 to PCIW0 in CS5PCR.

When using area 5 for the DDR-SDRAM interface, set the AREASEL bit in MMSELR. Then the CS5 signal is not asserted. When the DDR-SDRAM is used, see section 12, DDR-SDRAM Interface (DDRIF).

## **(7) Area 6**

For area 6, physical address bits 28 to 26 are 110.

The interfaces that can be set for this area are the SRAM, MPX, burst ROM, and PCMCIA interfaces.

When the SRAM or burst ROM is used, a bus width of 8, 16, or 32 bits is selectable with bits SZ in CS6BCR. When the MPX interface is used, a bus width of 32 bits should be selected through bits SZ in CS6BCR. When the PCMCIA interface is used, select a bus width of 8 or 16 bits with SZ in CS6BCR. For details, see section 11.3.2, Memory Bus Width.



When area 6 is accessed, the  $\overline{CS6}$  signal is asserted.

In addition, the RD signal, which can be used as OE, and write control signals  $\overline{WEO}$  to  $\overline{WEO}$  are asserted. While the PCMCIA interface is used, the  $\overline{CE1B}$  and  $\overline{CE2B}$  signals, the  $\overline{RD}$  signal (which can be used as OE), and the WE0, WE1, WE2, and WE3 signals (which can be used as REG, WE, IORD, and IOWR, respectively) are asserted.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS6WCR can be selected.

Any number of wait cycles can be inserted in each bus cycle through the external wait pin (RDY). (When the insert number is 0, the RDY signal is ignored.)

The setup time and hold time (cycle number) of the address and CS6 signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS6WCR. The BS hold cycles can be set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1 or more.

For the PCMCIA interface, the setup time of addresses to the read/write strobe signals (CE1B and CE2B) can be specified within a range from 0 to 15 cycles by bits TEDA/B2 to TEDA/B0 and TEHA/B2 to TEHA/B0 in CS6PCR. In addition, the number of wait cycles can be specified within a range from 0 to 50 cycles by bits PCWA/B1 and PCWA/B0. The number of wait cycles specified by CS6PCR is added to the value specified by IW3 to IW0 in CS6WCR or PCIW3 to PCIW0 in CS6PCR.

### **11.5.3 SRAM interface**

#### **(1) Basic Timing**

The strobe signals for the SRAM interface of this LSI are output primarily based on the SRAM connection. Figure 11.4 shows the basic timing of the SRAM interface. A no-wait normal access is completed in two cycles. The BS signal is asserted for one cycle to indicate the start of a bus cycle. The CSn signal is asserted at the rising edge of the clock in the T1 state, and negated at the next rising edge of the clock in the T2 state. Therefore, there is no negation period in the case of access at minimum pitch.

During reading, specification of an access size is not needed. The output of an access address on the address pins (A25 to A0) is correct, however, since the access size is not specified, 32-bit data is always output when a 32-bit device is in use, and 16-bit data is output when a 16-bit device is in use. During writing, only the WE signal corresponding to the byte to be written is asserted. For details, see section 11.5.1, Endian/Access Size and Data Alignment.

In 32-byte transfer, a total of 32 bytes are transferred continuously according to the bus width set. The first access is performed on the data for which there was an access request, and the remaining



accesses are performed in wraparound method according to the set bus width. The bus is not released during this transfer.

**Figure 11.4 Basic Timing of SRAM Interface** 



Figures 11.5 to 11.7 show examples of the connection to SRAM with data width of 32, 16, and 8 bits.

**Figure 11.5 Example of 32-Bit Data-Width SRAM Connection** 



Section 11 Local Bus State Controller (LBSC)



**Figure 11.6 Example of 16-Bit Data-Width SRAM Connection** 





**Figure 11.7 Example of 8-Bit Data-Width SRAM Connection** 



## **(2) Wait Cycle Control**

Wait cycle insertion for the SRAM interface can be controlled by CSnWCR. If the IW bits for each area in CSnWCR is not 0, a software wait is inserted in accordance with the wait-control bits. For details, see section 11.4.4, CSn Wait Control Register (CSnWCR).

A specified number of Tw cycles is inserted as wait cycles in accordance with the CSnWCR setting. The insertion timing of the wait cycle is shown in figure 11.8.



**Figure 11.8 SRAM Interface Wait Timing (Software Wait Only)** 

When software wait insertion is specified by CSnWCR, the external wait input signal  $(\overline{RDY})$  is also sampled. The  $\overline{RDY}$  signal sampling timing is shown in figure 11.9, where a single wait cycle is specified as a software wait. The RDY signal is sampled at the transition from the Tw state to the T2 state. Therefore, the assertion of the  $\overline{RDY}$  signal has no effect in the T1 cycle or in the first Tw cycle. The  $\overline{RDY}$  signal is sampled on the rising edge of the clock.



**Figure 11.9 SRAM Interface Wait Timing (Wait Cycle Insertion by** RDY **Signal,** RDY **Signal is synchronous input)** 

### **(3) Read-Strobe Negate Timing**

When the SRAM interface is used, the negation timing of the strobe signal during a read operation can be specified through the RDSPL bit in CSnBCR. For details of settings, see section 11.4.3, CSn Bus Control Register (CSnBCR). Clear the RDSPL bit to 0, when using a byte control SRAM.





**Figure 11.10 SRAM Interface Wait Timing (Read-Strobe Negate Timing Setting)** 

### **11.5.4 Burst ROM (Clock Asynchronous) Interface**

Setting the TYPE bit in CSnBCR ( $n = 0$  to 2 and 4 to 6) to 010 allows a burst ROM (clock asynchronous memory) to be connected to areas 0 to 2 and 4 to 6. The burst ROM interface provides high-speed access to ROM that has a burst access function. The burst access timing of burst ROM is shown in figure 11.11. The wait cycle is set to 0 cycle. Although the access is similar to that of the SRAM interface, only the address is changed when the first cycle ends and then the next access is started. When 8-bit ROM is used, the number of consecutive accesses can be set as 4, 8, 16, or 32 through bits BST2 to BST0 in CSnBCR ( $n = 0$  to 2 and 4 to 6). Similarly, when 16-bit ROM is used, 4, 8 or 16 accesses can be set; when 32-bit ROM is used, 4 or 8 accesses can be set.

The RDY signal is always sampled when one or more wait cycles are set.

Even when no wait is specified in the burst ROM settings, two access cycles are inserted in the second and subsequent accesses as shown in figure 11.12.

A writing operation for this interface is performed in the same way as for the SRAM interface.

In a 32-byte transfer, a total of 32 bytes are transferred continuously according to the set bus width. The first access is performed on the data for which there was an access request, and the remaining accesses are performed in wraparound method according to the set bus width. The burst access is stopped once (negate the RD) at the address boundary which is a bus width (CSnBCR.SZ) x burst length (CSnBCR.BST) address and then the access is resumed by the settings of CSnWCR. The bus is not released during this transfer.

Figure 11.13 shows the timing chart when the burst ROM is used and setup/hold is specified by CSnWCR.













**Figure 11.13 Burst ROM Wait Timing** 

## **11.5.5 PCMCIA Interface**

Areas 5 and 6 can be set to the IC memory card interface or I/O card interface, which is stipulated in JEIDA specification version 4.2 (PCMCIA 2.1), by setting the TYPE bits in CS5BCR and CS6BCR.

Since operation in big-endian mode is not explicitly stipulated in the JEIDA/PCMCIA standard, this LSI supports the PCMCIA interface only in little-endian mode through little-endian mode setting.

The PCMCIA interface can select the space property from among 8-bit common memory, 16-bit common memory, 8-bit attribute memory, 16-bit attribute memory, 8-bit I/O space, 16-bit I/O space, dynamic I/O bus sizing, and ATA complement mode by depending on the setting of SAA[2:0] and SAB[2:0] bits in CSnPCR.

When the first half area is accessed, bit IW in CSnWCR ( $n = 5$  or 6) and bits PCWA, TEDA, and TEHA in CSnPCR  $(n = 5 \text{ or } 6)$  are selected. When the second half area is accessed, bit IW in CSnWCR ( $n = 5$  or 6) and bits PCWB, TEDB, and TEHB in CSnPCR ( $n = 5$  or 6) are selected.

Bits PCWA/B1 and PCWA/B0 can be used to set the number of wait cycles to be inserted in a low-speed bus cycle as 0, 15, 30, or 50. This value is added to the number of inserted wait cycles specified by IW bit in CSnWCR or PCIW bit in CSnPCR. Bit TEDA/B (with a setting range from 0 to 15) can be used to ensure the setup times of the address,  $\overline{CE1A}$  ( $\overline{CS5}$ ),  $\overline{CE1B}$  ( $\overline{CS6}$ ),  $\overline{CE2A}$ , CE2B and REG to the RD and WE1 signals. Bits TEHA/B (with a setting range from 0 to15) can be used to ensure the hold times of the address,  $\overline{CE1A}$  ( $\overline{CS5}$ ),  $\overline{CE1B}$  ( $\overline{CS6}$ ),  $\overline{CE2A}$ ,  $\overline{CE2B}$ , and  $\overline{\text{REG}}$  to the  $\overline{\text{RD}}$  and  $\overline{\text{WE1}}$  signals.

Bits IWW, IWRWD, IWRWS, IWRRD, and IWRRS in the CS5 bus control register (CS5BCR) or CS6 bus control register (CS6BCR) are used to set the number of idle cycles between cycles. The selected number of wait cycles between cycles depends only on the area to be accessed (area 5 or 6). When area 5 is accessed, bits IWW, IWRWD, IWRWS, IWRRD, and IWRRS in CS5BCR are selected, and when area 6 is accessed, bits IWW, IWRWD, IWRWS, IWRRD, and IWRRS in CS6BCR are selected.

In 32-byte transfer, a total of 32 bytes are transferred continuously according to the set bus width. The first access is performed on the data for which there was an access request, and the remaining accesses are performed in wraparound method according to the set bus width. The bus is not released during this transfer.

ATA complement mode is to access the ATA device register connected to this LSI. The Device Control Register, Alternate Status Register, Data Register, and Data Port can be accessed in ATA complement mode.

To access the Device Control Register and Alternate Status Register, use a CPU byte access (do not use a DMA transfer), and to access the Data Register, use the CPU word access (do not use a DMA transfer). When a CPU byte access is executed, CE1x is negated and CE2x is asserted ( $x =$ A, B). When a CPU word access is executed,  $\overline{CE1x}$  is asserted and  $\overline{CE2x}$  is negated.

To access the Data Port use a DMA transfer. The setting example of the DMAC is external request, burst mode, level detection, overrun 0, DACK output to the correspondent PCMCIA connected area. When DMA transfer of an ATA complement mode area is executed, neither CE1x nor CE2x is asserted. Set the DACKBST bit in BCR of the corresponding DMA transfer channel to 1, so that the corresponding DACK signal is asserted from the beginning to the end of the DMA transfer cycle.

Specify the number of wait cycles between accesses as 0 for the DACK assertion area when setting the DMA transfer size to 16-byte. After the DMA burst transfer that DACKBST was enabled has finished, set the DACKBST bit to 1 again before starting the next DMA burst transfer.





**Figure 11.14** CExx **and** DACK **Output of ATA Complement Mode in DMA Transfer** 

Figure 11.15 shows an example of PCMCIA card connection to this LSI. To enable hot insertion of PCMCIA cards (i.e., insertion or removal while system power is being supplied), a three-state buffer must be connected between this LSI bus interface and the PCMCIA cards.





## **Table 11.15 Relationship between Address and CE When Using PCMCIA Interface**





#### [Legend]

- ×: Don't care
- L: Low level
- H: High level
- Notes: 1. In 32-bit/64-bit/16-byte/32-byte transfer, the addresses are automatically incremented by the bus width, and then above accesses are repeated until the transfer data size is reached.

RENESAS

2. PCMCIA I/O card interface only.



**Figure 11.15 Example of PCMCIA Interface** 



## **(1) Memory Card Interface Basic Timing**

Figure 11.16 shows the basic timing for the PCMCIA memory card interface, and figure 11.17 shows the wait timing for the PCMCIA memory card interface.



**Figure 11.16 Basic Timing for PCMCIA Memory Card Interface** 



**Figure 11.17 Wait Timing for PCMCIA Memory Card Interface** 

## **(2) I/O Card Interface Timing**

Figures 11.18 and 11.19 show the timing for the PCMCIA I/O card interface.

When accessing a PCMCIA card via the I/O card interface, it is possible to perform dynamic sizing of the I/O bus width using the IOIS16 pin. With the 16-bit bus width selected, if the IOIS16 signal is high during the word-size I/O bus cycle, the I/O port is recognized as eight bits in bus width. In this case, a data access for only eight bits is performed in the I/O bus cycle being executed, and this is automatically followed by a data access for the remaining eight bits. Dynamic bus sizing is also performed for byte-size access to address  $2n + 1$ .

Figure 11.20 shows the basic timing for dynamic bus sizing.



**Figure 11.18 Basic Timing for PCMCIA I/O Card Interface**


**Figure 11.19 Wait Timing for PCMCIA I/O Card Interface** 



**Figure 11.20 Dynamic Bus Sizing Timing for PCMCIA I/O Card Interface** 

### **11.5.6 MPX Interface**

When both the MODE4 and MODE3 pins are set to 0 at a power-on reset by the PRESET pin, the MPX interface is selected for area 0. The MPX interface is selected for areas 1, 2, and 4 to 6 by the MPX bit in CS1BCR, CS2BCR, and CS4BCR to CS6BCR. The MPX interface provides an address/data multiplex-type bus protocol and facilitates connection with external memory controller chips using an address/data multiplex-type 32-bit single bus. A bus cycle consists of an address phase and a data phase. Address information is output on D25 to D0 and the access size is output on D31 to D29 in the address phase. The BS signal is asserted for one cycle to indicate the address phase. The CSn signal is asserted at the rising edge in Tm1 and is negated after the end of the last data transfer in the data phase. Therefore, a negation cycle does not occur in the case of minimum pitch access. The FRAME signal is asserted at the rising edge in Tm1 and negated at the start of the last data transfer cycle in the data phase. Therefore, an external device for the MPX interface must internally store the address information and access size output in the address phase and perform data input/output for the data phase. For details, see section 11.5.1, Endian/Access Size and Data Alignment.

Values output on address pins A25 to A0 are not guaranteed.

In 32-byte transfer, a total of 32 bytes are transferred continuously according to the set bus width. The first access is performed on the data for which there was an access request, and the remaining accesses are performed according to the set bus width. If the access size is larger than the bus width in this case, a burst access with continuing multiple data cycle occurs after one address output. The bus is not released during this transfer.

D31	<b>D30</b>	D <sub>29</sub>	<b>Access Size</b>
0	O	O	<b>Byte</b>
			Word
		0	Longword
			Unused
	x	X	32-byte burst

**Table 11.16 Relationship between D31 to D29 and Access Size in Address Phase** 

[Legend]

x: Don't care





**Figure 11.21 Example of 32-Bit Data Width MPX Connection** 

The MPX interface timing is shown below.

When the MPX interface is used for areas 1, 2, and 4 to 6, a bus size of 32 bits should be specified by CSnBCR.

In wait control, either waits by CSnWCR or waits by the  $\overline{RDY}$  pin can be inserted.

In a read, one wait cycle is automatically inserted after address output, even if CSnWCR is cleared to 0.



Figure 11.22 MPX Interface Timing 1 (Single Read Cycle, IW = 0, No External Wait)





**Figure 11.23 MPX Interface Timing 2 (Single Read, IW** = **0, One External Wait Inserted)** 





Rev.1.00 Dec. 13, 2005 Page 385 of 1286<br>REINGSAS REJ09B0158-0100





Figure 11.25 MPX Interface Timing 4 (Single Write Cycle, IW = 1, **One External Wait Inserted)** 



**Figure 11.26 MPX Interface Timing 5 (Burst Read Cycle, IW** = **0, No External Wait, 32-Byte Data Transfer)** 





**Figure 11.27 MPX Interface Timing 6 (Burst Read Cycle, IW** = **0, External Wait Control, 32-Byte Data Transfer)** 



**Figure 11.28 MPX Interface Timing 7 (Burst Write Cycle, IW** = **0, No External Wait, 32-Byte Data Transfer)** 







**Figure 11.29 MPX Interface Timing 8 (Burst Write Cycle, IW** = **1, External Wait Control, 32-Byte Data Transfer)** 



#### **11.5.7 Byte Control SRAM Interface**

The byte control SRAM interface is a memory interface that outputs a byte-select strobe (WE) in both read and write bus cycles. This interface has 16-bit data pins and can be connected to SRAM having an upper byte select strobe and lower select strobe functions, such as UB and LB.

Areas 1 and 4 can be specified as a byte control SRAM interface. However, when these areas are set to the MPX interface, the MPX interface has priority.

The write timing for the byte control SRAM interface is identical to that of a normal SRAM interface.

In read operations, on the other hand, the WE pin timing is different. In a read access, only the WE signal for the byte being read is asserted. Assertion is synchronized with the falling edge of the CLKOUT clock in the same way as for the WE signal, while negation is synchronized with the rising edge of the CLKOUT clock in the same way as for the RD signal.

In 32-byte transfer, a total of 32 bytes are transferred continuously according to the set bus width. The first access is performed on the data for which there was an access request, and the remaining accesses are performed in wraparound method according to the set bus width. The bus is not released during this transfer.

Figure 11.30 shows an example of a byte control SRAM connection, and figures 11.31 to 11.33 show examples of byte-control SRAM read cycles.



**Figure 11.30 Example of 32-Bit Data-Width Byte-Control SRAM** 



**Figure 11.31 Byte-Control SRAM Basic Read Cycle (No Wait)** 



**Figure 11.32 Byte-Control SRAM Basic Read Cycle (One Internal Wait Cycle)** 





**Figure 11.33 Byte-Control SRAM Basic Read Cycle (One Internal Wait** + **One External Wait)** 

RENESAS

#### **11.5.8 Wait Cycles between Accesses**

A problem associated with higher operating frequencies for external memory buses is that the data buffer turn-off after completion of a read from a low-speed device may be too slow, causing a collision with the data in the next access, and resulting in lower reliability or malfunctions. To prevent this problem, this module provides a data collision prevention function. It stores the preceding access area and the type of read/write and inserts a wait cycle before the access cycle if there is a possibility of a bus collision when the next access is started. The process for wait cycle insertion consists of inserting idle cycles between the access cycles as shown in section 11.4.3, CSn Bus Control Register (CSnBCR). If bits IWW, IWRWD, IWRWS, IWRRD and IWRRS in CSnBCR ( $n = 0$  to 2 and 4 to 6) are used to set the number of idle cycles between accesses, the number of inserted idle cycles is only the specified number of idle cycles minus the number of idle cycles specified by the bits.

When bus arbitration is performed, the bus is released after wait cycles are inserted between the cycles.

When a DMA transfer is performed, wait cycles are inserted as set in CSnBCR idle cycle bits.

When access the MPX interface area continuously after read access, 1 wait cycle is inserted even if set the wait cycle to 0.

When the access size is 8-byte or 16-byte, wait cycles are inserted every 4-byte access.





**Figure 11.34 Wait Cycles between Access Cycles** 



#### **11.5.9 Bus Arbitration**

The LBSC is provided with a bus arbitration function that grants the bus to an external device when it makes a bus request.

In normal operation, the bus is held by the LBSC (bus master), and is released to another device in response to a bus request. It is possible to connect an external device that issues bus requests. In the following description, an external device that issues bus requests is also referred to as a slave.

The SH7780 has three internal bus masters: the CPU, DMAC, and PCIC. In addition to these are bus requests from external devices (highest priority). If requests occur simultaneously, the LRU method is used to decide the request priority. The initial priority order is : CPU > DMAC > PCIC.

To prevent incorrect operation of connected devices when the bus is transferred between master and slave, all bus control signals are negated before the bus is released. When mastership of the bus is received, also, bus control signals begin driving the bus from the negated state. Since signals are driven to the same value by the master and slave exchanging the bus, output buffer collisions can be avoided. By turning off the output buffer on the side releasing the bus, and turning on the output buffer on the side receiving the bus, simultaneously with respect to the bus control signals, it is possible to eliminate the signal high-impedance period. It is not necessary to provide the pull-up resistors usually inserted in these control signal lines to prevent incorrect operation due to external noise in the high-impedance state.

Bus transfer is executed between bus cycles.

When the bus release request signal (BREQ) is asserted, the LBSC releases the bus as soon as the currently executing bus cycle ends, and outputs the bus use permission signal (BACK). However, bus release is not performed during multiple bus cycles generated because the data bus width is smaller than the access size (for example, when performing longword access to 8-bit bus width memory) or during a 32-byte transfer such as a cache fill or write-back. In addition, bus release is not performed between read and write cycles during execution of a TAS instruction, or between read and write cycles in DMA dual address mode of the bus locked. When BREQ is negated, BACK is negated and use of the bus is resumed.

As the CPU is connected to cache memory by a dedicated internal bus, reading from cache memory can still be carried out when the bus is being used by another bus master inside or outside the SH7780. When writing from the CPU, an external write cycle is generated when write-through has been set for the cache in the SH7780, or when an access is made to a cache-off area. There is consequently a delay until the bus is returned.





**Figure 11.35 Arbitration Sequence** 



#### **11.5.10 Bus Release and Acquire Sequence**

The LBSC holds the bus itself unless it receives a bus request.

On receiving an assertion (low level) of the bus request signal (BREQ) from off-chip, the LBSC releases the bus and asserts (drives low) the bus use permission signal (BACK) as soon as the currently executing bus cycle ends. On receiving the BREQ negation (high level) indicating that the slave has released the bus, the LBSC negates (drives high) the  $\overline{BACK}$  signal and resumes use of the bus.

The actual bus release sequence is as follows.

First, the bus use permission signal is asserted in synchronization with the rising edge of the clock. The address bus and data bus go to the high-impedance state in synchronization from next rising edge of the clock after this BACK assertion. At the same time, the bus control signals (BS, CSn, WE, RD, R/W, CE2A, and CE2B) go to the high-impedance state. These bus control signals are negated no later than one cycle before going to high-impedance. Bus request signal sampling is performed on the rising edge of the clock.

The sequence for re-acquiring the bus from the slave is as follows.

As soon as BREQ negation is detected on the rising edge of the clock, BACK is negated and bus control signal driving is started. Driving of the address bus and data bus starts at the next rising edge of an in-phase clock. The bus control signals are asserted and the bus cycle is actually started, at the earliest, at the clock rising edge at which the address and data signals are driven.

In order to reacquire the bus and start execution of bus access, the BREQ signal must be negated for at least two cycles.

Using the LCKN bit in CHCR of the DMAC, it is possible to restrain the bus release in the cycle between read and write access.

If a DMA transfer is executed for the space that the source and destination address are in the LBSC space and the LCKN bit in CHCR is cleared to 0, the bus is not released in the cycle between read and write accesses even if the bus release signal (BREQ) is asserted.



If a DMA transfer is executed for the space that the source address is in the LBSC space and the destination address is out of the LBSC space and the LCKN bit in CHCR is cleared to 0, the bus is not released after the DMA write access is ended even if the bus release signal (BREQ) is asserted. And then execute read or write access to any address of the LBSC space from the CPU, the bus is released after the access. This procedure does not need when the LCKN bit is set to 0.

If a DMA transfer is executed for the space that the source address is out of the LBSC space and the destination address is in the LBSC space and the LCKN bit in CHCR is cleared to 0, the bus is released in the cycle between read access and write access.



**Figure 11.36 Example of the Bus Release Restraint by the DMAC CHCR LCKN bit** 

#### **11.5.11 Cooperation between Master and Slave**

To enable system resources to be controlled in a harmonious fashion by master and slave, their respective roles must be clearly defined.

When designing an application system that includes the SH7780, all control, including initialization, and low power consumption control, are supposed to be carried out by the SH7780.

In a power-on reset, the SH7780 will not accept bus requests from the slave until the BREQ enable bit (BCR.BREQEN) is set to 1.

To ensure that the slave processor does not access memory requiring initialization before use, write 1 to the  $\overline{BREQ}$  enable bit only after the SH7780 has performed the initialization.





# Section 12 DDR-SDRAM Interface (DDRIF)

The DDR-SDRAM interface (DDRIF) is an interface for the control of DDR-SDRAM. The DDRIF supports DDR320- and DDR266-SDRAM.

## **12.1 Features**

- The data bus width of the DDRIF is 32 bits
- Supports DDR-SDRAM self-refreshing
- Supports DDR320 (160 MHz) or DDR266 (133 MHz)
- Efficient data transfer via the SuperHyway bus (internal bus)
- Supports a four-bank DDR-SDRAM
- Supports a burst length of two
- Connectable memory sizes: 256 Mbits, 512 Mbits, 1 Gbit, and 2 Gbits Address × bit width (bits) of supported memory configurations are as listed below. DDR-SDRAM data bus width is 32 bits:
	- Parallel connection of two 128-Mbit DDR-SDRAMs ( $\times$  16) (Total Size 256 Mbits)
	- Parallel connection of two 256-Mbit DDR-SDRAMs  $(\times 16)$  (Total Size 512 Mbits)
	- Parallel connection of two 512-Mbit DDR-SDRAMs  $(\times 16)$  (Total Size 1 Gbit)
	- Parallel connection of two 1-Gbit DDR-SDRAMs  $(x 16)$  (Total Size 2 Gbits)
- Big or little endian convention for external data bus access can be selected by a pin setting at the time of a power-on reset
- Note: DDR320 indicates the DDR-SDRAM bus interface which operates at a frequency of 160 MHz in this manual.







**Figure 12.1 DDRIF Block Diagram** 

# **12.2 Input/Output Pins**

Table 12.1 shows the DDRIF pin configuration. For details on connection with the DDR-SDRAM, see the DDR-SDRAM pin information.

<b>Pin Name</b>	<b>Function</b>	VO.	<b>Description</b>
<b>MCLK</b>	DDR-SDRAM clock	Output	Clock output for DDR-SDRAM
<b>MCLK</b>	DDR-SDRAM clock	Output	Clock output for DDR-SDRAM Inverse of the MCLK
<b>CKE</b>	Clock enable	Output	When this pin is set high, the clock signal is active. When this pin is set low, the clock signal is inactive.
$\overline{\text{MCS}}$	Chip select	Output	Chip select output
<b>MWE</b>	Write enable	Output	Write enable output
MA13 to MA0	Address	Output	Row/column address
BA1, BA0	Bank address	Output	Bank address output
MD31 to MD0	Data	I/O	Data I/O
MDQS3 to MDQS0	I/O data strobe	I/O	I/O data strobe
MDQM3 to MDQM0	Data mask	Output	I/O data mask signal
<b>MRAS</b>	Row address strobe	Output	Row address strobe signal
<b>MCAS</b>	Column address strobe	Output	Column address strobe signal
<b>BKPRST</b>	Power back-up reset	Input	When this pin goes low, the CKE pin also goes low
DDR-VREF	Reference voltage input	Input	Input reference voltage

**Table 12.1 Pin Configuration** 



# **12.3 Address Space, Bus Width, and Data Alignment**

#### **12.3.1 Address Space of the DDRIF**

This LSI supports both 29-bit and 32-bit physical address spaces (29-bit address mode and 32-bit address extended mode), and the address space is selectable from among five kinds of map by setting Memory Address Map Select Register (MMSELR) of the LBSC. Figure 12.2 shows the physical address space of this LSI.

The DDRIF supports both 29-bit and 32-bit physical address spaces and can control an externally connected DDR-SDRAM memory space with up to 256 Mbytes.

The setting in MMSELR for the 29-bit address mode gives the DDRIF control of not only area 3, but also areas 2, 4, and 5, which are also within the 29-bit address range. The DDRIF can control a total of 4 areas with a maximum capacity of 256 Mbytes as the external DDR-SDRAM memory space.

In the case of the 32-bit address extended mode, the DDRIF controls not only area 3 (and, with some settings, area 2, 4 and 5) within the 29-bit address range but also DDR-SDRAM areas in the physical address range from H'4000 0000 to H'7FFF FFFF. However, this 1-Gbyte range includes areas where the areas actually allocated to the DDRIF by the MMSELR are shadowed. The actual area controlled by the DDRIF as the external DDR-SDRAM memory space is still a total of 256 Mbytes.

For further information on the 32-bit address extended mode, see section 7.7, 32-Bit Address Extended Mode.



#### **Figure 12.2 Physical Address Space of This LSI**

#### **12.3.2 Memory Data Bus Width**

The data bus width of the DDRIF is 32 bits.



#### **12.3.3 Data Alignment**

The DDRIF supports both big endian mode, where the address of the highest order byte is 0, and little endian mode, where the address of the lowest order byte is 0. These modes can be switched by changing the level on an external pin (MODE5) and then generating a power-on reset. Note that wraparound in memory data access is on 32-byte boundaries.









### **Table 12.3 Access and Data Alignment in Big Endian Mode**







**Figure 12.3 Data Alignment in DDR-SDRAM and DDRIF** 



# **12.4 Register Descriptions**

Table 12.4 shows the DDRIF register configuration. Table 12.5 shows the register states in each processing mode.

These registers should only be set while access to the DDR-SDRAM from a module is not in progress. Furthermore, access to registers other than the memory interface mode register (MIM) should only proceed when the MIM's DCE bit (DDR-SDRAM control enable) is cleared to 0 or the MIM's SELFS bit (self-refresh status) is set to 1.

Although the registers are 64 bits wide, they should be accessed in longword (32-bit) units. The value of a longword written to the register will be reflected correctly. A longword read from the register will contain the value in the corresponding half of the register at the time of reading. Whether the current endian is big or little, specify the address listed below to access bits 63 to 32. To access bits 31 to 0, specify the address listed below  $+4$ .



#### **Table 12.4 Register Configuration**

Note: \* For details, see section 12.4.5, SDRAM Mode Register (SDMR).



#### **Table 12.5 Register States in Each Operating Mode**

Notes: 1. The initial value of bit 8 (ENDIAN bit) depends on the setting of external pins (MODE5).

2. The initial value of bit 0 (SDBUP bit) depends on the setting of external pin (BKPRST).



#### **12.4.1 Memory Interface Mode Register (MIM)**



Note: \* Depends on the setting of external pin (MODE5).











Note: \* Depends on the setting of external pin (MODE5).



## **12.4.2 SDRAM Control Register (SCR)**






### **12.4.3 SDRAM Timing Register (STR)**

#### 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 000000000000000 0 RWWR RRRRRRRRRRRRMRWRWR<br>RRRRRRRRRRRRRRMRWR Bit: Initial value: R/W: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 000000000000000 0 SRFC |SWR |SRRD| SRAS | SRC | SCL |SRCD| SRP Bit: Initial value: R/W: 000000000000000 0 RRRRRRRRRRRRRRR R Bit: Initial value: R/W: 32 47 000000000000000 0 RRRRRRRRRRRRRRR R Bit: Initial value: R/W:

R/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/W R/W

STR specifies various timing parameters for the DDR-SDRAM.











### **12.4.4 SDRAM Row Attribute Register (SDR)**









### **12.4.5 SDRAM Mode Register (SDMR)**

SDMR refers to the mode register and extended mode register of the DDR-SDRAM. Since the SDMR is physically within the SDRAM rather than the DDRIF, reading the registers is invalid. Only the address bits have any meaning for the DDR-SDRAM and any data included in the write operation is ignored.

Writing to the SDMR proceeds when the signal output on pins connected to the DDR-SDRAM is as shown in the table below.

Address bits 12 to 3 correspond to external pins MA9 to MA0, address bits 14 and 13 to external pins BA1 and BA0, and address bits 18 to 15 to external pins MA13 to MA10. These bits contain the values for the mode registers.





Figure 12.4 shows the relationship between write values in SDMR and output signals to the memory pins.





For example, to release the DLL from the reset state, set a CAS latency of 2.5 cycles, sequential burst sequence, and burst length of 2 in the mode register of the SDRAM, the following signals must be output on the SDRAM pins.

 $\overline{CS}$  = low,  $\overline{RAS}$  = low,  $\overline{CAS}$  = low,  $\overline{WE}$  = low, BA0 = low, BA1 = low,  $MA13/MA12/MA11/MA10/MA9 = low, MA8 = low, MA7 = low, MA6 = high, MA5 = high,$  $MA4 = low$ ,  $MA3 = low$ ,  $MA2 = low$ ,  $MA1 = low$ , and  $MA0 = high$ 

To output the above control signals, write access to address H'FEC0 0308 in SDMR is made in longwords. Then the above control signals are output to the SDRAM pins. Write data to SDMR is Don't care.

### **12.4.6 DDR-SDRAM Back-up Register (DBK)**

This register indicates the DDR-SDRAM back-up status. For details, see section 17, Power-Down Mode.



Note: \* Depends on the setting of external pin (BKPRST).



 $p$ epends on the setting of external pin (BKPRST).

## **12.5 Operation**

### **12.5.1 DDR-SDRAM Access**

The DDR-SDRAM is accessed with a burst length of 2. Read or write commands for the same page can be issued consecutively and the data is read or written continuously.

### **12.5.2 DDR-SDRAM Initialization Sequence**

Since the internal state of the SDRAM is undefined immediately after power is initially supplied, initialize the SDRAM according to the following sequence. The device may be damaged if you don't follow this sequence.

The below description is only an example of the initialization sequence for the DDR-SDRAM. For further details, see the datasheet from the relevant memory manufacturer.

- 1. Turn on the four power supplies to the SDRAM in the following order: VDD, VDDQ, VREF, and VTT.
- 2. After stabilization of the power supply, reference voltage, and clock signals, maintain the current state for at least 200 µs.
- 3. Perform a dummy read to any DDR-SDRAM address.
- 4. Write H'A500 0000 to the P4 address H'FE80 0604 (big endian)/H'FE80 0600 (little endian) or the area 7 address H'1E80 0604 (big endian)/H'1E80 0600 (little endian) with 32-bit access.
- Note: The initial value of this address field is H'A500 0002 and the writing value is retained in sleep mode and initialized after a power-on reset or a manual reset. When accessing the DDR-SDRAM, the value of this field should be H'A500 0000.
- 5. Set MIM to enable the SDRAM controller and on-chip DLL, select the required endian, and so on.
- 6. Set SDR and STR.
- 7. Use the SMS field in SCR to enable the CKE pin.
- 8. Use the SMS field in SCR to issue the all-bank precharge (PREALL) command.
- 9. Use SDMR to issue the EMRS command and enable the DLL.
- 10. Use SDMR to issue the MRS command and reset the DLL. Also set the burst length, CAS latency, and so on.
- 11. After the PREALL command has been issued, use the SMS field in SCR to issue the REFA command twice.



- 12. Use SDMR to issue the MRS command, release the DLL reset (MA8 = low), and determine the operating mode. In this case, use the settings for burst length, etc. that were specified in step 10.
- 13. After the DLL is reset, wait for 200 cycles of the MCLK: normal memory access will then be possible.

Ensure that the above SDMR settings, etc. of the SDRAM match the settings of the DDRIF registers.

#### **12.5.3 Supported SDRAM Commands**

Table 12.6 shows the SDRAM commands supported by the DDRIF.

#### **Table 12.6 SDRAM Commands Issuable by DDRIF**



[Legend]

H: High level

L: Low level

X: Don't care

#### V: Valid data

The DESELECT command in table 12.6 is automatically issued whenever the SDRAM is not being accessed by any module. The DESELECT command therefore cannot be explicitly issued by the user.

#### **12.5.4 SDRAM Access Mode**

The DDRIF supports the following two SDRAM access modes. The BOMODE bits in MIM are used to select the required mode.

**Bank Open Mode:** The SDRAM is accessed without the PRE command immediately after a memory read or memory write, meaning that the bank is always open. This mode is useful for applications in which a single bank is the target of consecutive memory accesses. When another bank becomes the target, the PRE command is automatically issued.

**Bank Closed Mode:** Immediately after each round of reading or writing, the PRE command is output and the target bank is closed. This mode is useful for applications in which the same bank is unlikely to be the target of consecutive memory accesses.

#### **12.5.5 Power-Down Modes**

#### **(1) Self-Refresh Mode**

The self-refresh mode is a standby state in which the SDRAM generates its own refresh timing and refresh addresses. Once the self-refresh mode has been set by setting the DRE and RMODE bits in MIM to 1, the self-refresh state is retained even if the CPU enters the sleep mode. If an interrupt then takes the CPU out of the sleep mode, the self-refresh state is still retained.

Although the SDRAM is made to enter the self-refresh state by simply setting registers of the DDRIF, the sequence given below should be followed.

Note that in the transition from auto-refresh state to self-refresh state, the current auto-refresh state should have been finished or been disabled before the transition.

[Transition to self-refresh state]

- 1. Confirm that transactions to the DDRIF are completed.
- 2. Through software control, set the SMS bits in SCR to issue the PREALL (precharge all-banks) command. This closes any SDRAM bank that was open. After that, use the SMS bits in SCR to issue the REFA (auto-refresh) command to ensure that all memory rows are refreshed.
- 3. The STR settings do not establish a relationship between the timing of the PREALL and REFA commands that are issued by using SCR. A period of waiting that is suitable for the memory unit must be inserted.
- 4. Make the SDRAM enter the self-refresh state by setting the DRE and RMODE bits in MIM to 1 (in this case, the value of the DCE bit should be left at 1).
- 5. The DDRIF automatically issues the self-refresh command and sets the CKE pin low. The SDRAM then automatically enters the self-refresh mode.
- 6. Read the SELFS status bit in MIM to check whether or not the SDRAM has actually entered the self-refresh mode.

[Return from self-refresh state]

- 1. Clear the RMODE and DRE bits in MIM to 0 to take the DDS-SDRAM out of the self-refresh state.
- 2. Read the SELFS status bit in MIM to check whether or not the SDRAM has actually returned from the self-refresh mode.
- 3. After allowing the time required for recovery from the self-refresh state, set registers so that auto-refreshing is performed at an appropriate interval. After the recovery, wait for the time required by the SDRAM before accessing the SDRAM (the time depends on the DDR-SDRAM; for example, the requirements might be for 130 ns before issuing a command other than a read command, and 200 clock cycles before issuing a read command).
- 4. When access becomes possible, use the SMS bits in SCR to issue the REFA (auto-refresh) command so that all memory rows are refreshed.
- 5. Dummy read a byte from any SDRAM address.
- 6. Use the SMS bits in SCR to issue the PREALL (all-bank precharge) command.
- 7. Use the SMS bits in SCR to issue the REFA command. This operation is required to make the delay adjustment unit in the DDRIF operate.
- 8. Set MIM so that the counter for the auto-refresh function starts counting and thus drives autorefreshing at a regular interval. After this, normal memory access is possible.

### **(2) Power-Down Mode (when CKE Goes Low)**

Clearing or setting the PCKE bit in MIM changes the level of the CKE pin, the SDRAM enters or leaves the power-down mode. The SDRAM in this mode consumes less power.

Since the SDRAM is made to enter the power-down mode after each round of memory access and has to leave the power-down mode before each round of memory access, an overhead of one cycle of the MCLK is incurred in each case.

### **12.5.6 Address Multiplexing**

Address multiplexing is performed in line with the settings of the SPLIT bits in SDR so that connecting the SDRAM does not require an external address-multiplexing circuit. Table 12.7 shows the relationship between the settings of SPLIT bits and address multiplexing. The number of ROW or COL line is the addresses (bit) that are output to the address pins according to the setting of the SPLIT bits. If a setting not specified in table 12.7 is used, correct operation is not guaranteed.



#### **Table 12.7 Relationship between SPLIT Bits and Address Multiplexing**

Note: \* Auto-precharge



### **12.6 DDR-SDRAM Basic Timing**

Figures 12.5 to 12.14 show basic timing of the DDRIF.

In each timing chart, the DDR-SRAM has been idle at T0.

The settings in the SDRAM timing register (STR) must set up timing that is within the specifications of the DDR-SDRAM.

Note that the only CAS latency supported by the DDRIF is 2.5.



**Figure 12.5 DDRIF Basic Timing (1-/2-/4-/8-Byte Single Burst Read without Auto Precharge)** 



**Figure 12.6 DDRIF Basic Timing (1-/2-/4-/8-Byte Single Burst Write without Auto Precharge)** 







**Figure 12.7 DDRIF Basic Timing (1-/2-/4-/8-Byte Single Burst Read with Auto Precharge)** 



**Figure 12.8 DDRIF Basic Timing (1-/2-/4-/8-Byte Single Burst Write with Auto Precharge)** 



**Figure 12.9 DDRIF Basic Timing (4 Burst Read: 32-byte without Auto Precharge)** 









**Figure 12.11 DDRIF Basic Timing (from Precharging All Banks to Bank Activation)** 





**Figure 12.12 DDRIF Basic Timing (Mode Register Setting)** 



Section 12 DDR-SDRAM Interface (DDRIF)



**Figure 12.13 DDRIF Basic Timing (Enter Auto-Refresh/Exit to Bank Activation)** 





**Figure 12.14 DDRIF Basic Timing (Enter Self-Refresh/Exit to Command Issuing)** 



### **12.7 Usage Notes**

### **12.7.1 Operating Frequency**

The DDRIF supports ratios of 5:4 (DDR320) and 1:1 (DDR266) between the frequencies of the SuperHyway clock (SHck) and DDR clock (DDRck). For details, see section 15, Clock Pulse Generator (CPG). The maximum operating frequency of the SuperHyway clock is 200 MHz. The minimum operating frequency depends on the frequency of the DDR-SDRAM clock. Therefore, see the datasheet for the DDR-SDRAM.

### **12.7.2 Stopping Clock**

Supply of the clock signal for the DDRIF stops in the following two cases:

- when the SDRAM is in battery backup mode; and
- when the PLL multiplication ratio or bus-clock frequency-division ratio is changed by the frequency change register (FRQCR) of the CPG.

Since the clock signal is not being supplied in the above situations, auto-refreshing does not proceed. Since the refresh cycle is not being maintained, data in the SDRAM will be lost. To prevent this, software should place the SDRAM in the self-refresh state before supply of the clock signal is stopped. For details on making the SDRAM enter and leave the self-refresh mode, see section 12.5.5 (1), Self-Refresh Mode.

### **12.7.3 Using SCR to Issue REFA Command (Outside the Initialization Sequence)**

The DDR-SDRAM bank is automatically opened by the DDRIF access (read from or written to). When the REFA (auto-refresh) command is issued by using the SMS bits in SCR, be sure to close the bank by using the SMS bits in SCR to issue the PREALL command. The same operation is necessary when the SCR register setting is used to issue a REFA command for refreshing all rows in the memory before starting up auto-refresh operations.

### **12.7.4 Timing of Connected SDRAM**

The DDRIF only supports memory in which the number of cycles (tRAP) required from issuing an ACT command to issuing a read with auto-precharge or write with auto-precharge command and the number of cycles (tRCD) required from issuing an ACT command to issuing a read or write command are the same. If the two numbers differ, the SDRAM should be accessed in bank open mode.

#### **12.7.5 Setting Auto-Refresh Interval**

The auto-refresh interval is specified by the DRI bits in MIM. If the DRE bit is set to 1 at the same time as the DRI bits are set, the time until the first auto-refresh is that selected by the value of the DRI bits before the new setting was made. However, the second and subsequent auto-refresh intervals take on the value corresponding to the new setting for the DRI bits. To avoid this situation, clear the DRE bit to 0 whenever you change the settings of the DRI bits. When the DRE bit is subsequently set to 1 and the same DRI setting is repeated, auto-refreshing proceeds with the specified interval from the first round. In this case, take care to ensure that the DRI bits have the same value.





# Section 13 PCI Controller (PCIC)

The PCI controller (PCIC) controls the PCI bus for data transfers between memory connected to an external bus and a PCI device connected to the PCI bus. The ability to connect PCI devices facilitates the design of systems using the PCI bus and enables more compact systems capable of faster data transfer.

The PCIC functions as a bus bridge which connects an external PCI bus to the internal SuperHyway bus. It provides a device connected to the external PCI bus with a channel for access to the on-chip modules connected to the SuperHyway bus. The PCIC supports both the host bus bridge mode and normal mode (non-host mode). In host busbridge mode, PCI bus arbitration control is available and in normal mode, arbitration is executed by the external PCI bus arbiter.

### **13.1 Features**

The PCIC has the following features:

- Supports subset of PCI Local Bus Specification Revision 2.2
- PCI bus operating speeds of 33 MHz/66 MHz
- 32-bit data bus
- PCI master and target functions
- Supports subset of PCI power management Revision 1.1
- Supports the host bus bridge mode and normal mode (selectable by MODE6 pin settings)
- Supports the PCI bus arbiter (in host bus bridge mode)
	- Supports four external masters
	- Pseudo-round-robin or fixed priority arbitration
	- Supports external bus arbiter mode
- Supports configuration mechanism #1 (in host bus bridge mode)
- Supports burst transfer
- Parity check and error report



- Exclusive access (target only)
	- Once locked, only accessible from the device that accessed the  $\overline{\text{LOCK}}$  signal
	- The SuperHyway bus in not locked during lock transfer
- Can support cache coherency between a device connected to the PCI bus and system memory (PCI target) although device performance may become suboptimal
- Supports four external interrupt inputs  $(\overline{\text{INTD}})$  to  $\overline{\text{INTA}}$ ) in host bus bridge mode
- Supports one external interrupt output (INTA) in normal mode
- Supports both big endian and little endian formats for the SuperHyway bus (the PCI bus operates in the little endian format)

The PCIC does not support the following PCI functions.

- Cache support (no  $\overline{SBO}$  or SDONE pin)
- Address wrap-around mechanism
- PCI JTAG (other modules in this LSI can support the JTAG feature)
- Dual address cycles
- Interrupt acknowledge cycles
- Fast back-to-back transfer initiation (supported when performed as a target device)
- Extended ROM for initialization and system boot etc.





Figure 13.1 is a block diagram of the PCIC.

**Figure 13.1 PCIC Block Diagram** 

The PCIC comprises two blocks: the PCI bus interface and SuperHyway bus interface block.

The PCI bus interface block comprises the PCI configuration register, local register, PCI master, and PCI target controller.

The functions of the PCI bus interface are transaction control on the PCI local bus.

The SuperHyway bus interface block comprises the control register (PCIECR) and the data FIFO.

The functions of the SuperHyway bus interface are access translation between the PCI bus interface and the CPU or DMAC via SuperHyway bus.

The interrupt controller requests interrupt request to the INTC of this LSI.



### **13.2 Input/Output Pins**

Table 13.1 shows the pin configuration of the PCIC.

### **Table 13.1 Input/Output Pins**









[Legend]

- TRI: Tri-state
- STRI: Sustained tri-state
- O/D: Open Drain
- Notes: 1. These pins are multiplexed with the GPIO pins (port A to D).
	- 2. This pin is multiplexed with the SCIF channel 0 and GPIO pins.
	- 3. These pins are multiplexed with the DMAC, H-UDI and GPIO pins.
	- 4. These pins are multiplexed with the GPIO pins.
	- 5. This pin is multiplexed with the INTC and FLCTL pins.



### **13.3 Register Descriptions**

Table 13.2 shows the PCIC register configuration. Table 13.3 shows the register states in each operating mode. The PCI configuration register address and its offset are used for little endian operation.

#### **Table 13.2 List of PCIC Registers**









Notes: 1. SH: SuperHyway bus (internal bus). PCI: PCI local bus. WC: Cleared by writing 1 (Writing of 0 is no effect). —: Accessing is prohibited.

2. When accessing a register, do not use a size smaller than the register's access size.

3. PIO: Programmed I/O.



### **Table 13.3 Register States in Each Operating Mode**






[Legend] x: Undefined





# **13.3.1 PCIC Enable Control Register (PCIECR)**





#### **13.3.2 Configuration Registers**

The configuration registers defines the programming model and usages for the configuration register space in a PCI compliant device. For details, refer to "PCI Local Bus Specification Revision 2.2 Chapter 6 Configuration Space ".

#### **(1) PCI Vender ID Register (PCIVID)**

This register identifies the manufacturer of device.





#### **(2) PCI Device ID Register (PCIDID)**

This register uniquely identifies this LSI amongst PCI devices manufactured by the vendor.





### **(3) PCI Command Register (PCICMD)**

The PCI command register provides coarse control over a device's ability to generate and respond to PCI cycles. When 0 is written to this register, the device is logically disconnected from the PCI bus for all accesses except configuration accesses.









# **(4) PCI Status Register (PCISTATUS)**

This status register is used to record status information for PCI bus related events. The definition of each of the bits is given in the table below. A device may not need to implement all the bits, depending on device functionality. For instance, since a device that acts as a target does not inform a target abort, bit 11 does not need to be implemented. Reserved bits should be read-only and return zero when the bits are read.

Reads from this register operates normally. Writes are slightly different in that bits can be cleared, but not set. A one bit is cleared whenever the register is written to, and the write data in the corresponding bit location is a 1. For instance, to clear bit 14 and not affect any other bits, write the value of B'0100 0000 0000 0000 to the register.













# **(5) PCI Revision ID Register (PCIRID)**

This register specifies a device specific revision identifier.





### **(6) PCI Program Interface Register (PCIPIF)**

This register is the programming interface for the IDE controller class code. For details of the class code, refer to "PCI Local Bus Specification Revision 2.2 Appendix D."









### **(7) PCI Sub Class Code Register (PCISUB)**

This register identifies the sub class code. For details of the class code, refer to "PCI Local Bus Specification Revision 2.2 Appendix D."





#### **(8) PCI Base Class Code Register (PCIBCC)**

This register identifies the base class code. For details of the class code, refer to "PCI Local Bus Specification Revision 2.2 Appendix D."





# **(9) PCI Cacheline Size Register (PCICLS)**





# **(10) PCI Latency Timer Register (PCILTM)**

This register specifies, in units of PCI bus clocks, the value of latency timer for this PCI bus master.





# **(11) PCI Header Type Register (PCIHDR)**





### **(12) PCI BIST Register (PCIBIST)**





#### **(13) PCI I/O Base Address Register (PCIIBAR)**

This register packages the I/O space base address register of the PCI configuration register that is prescribed with PCI local bus specification.







#### **(14) PCI Memory Base Address Register 0 (PCIMBAR0)**

This register packages the memory space base address register of the PCI configuration register that is prescribed with PCI local bus specification.







### **(15) PCI Memory Base Address Register 1 (PCIMBAR1)**

This register packages the memory space base address register of the PCI configuration register that is prescribed with PCI local bus specification.







#### **(16) PCI Subsystem vender ID Register (PCISVID)**

Refer to miscellaneous registers section of PCI local bus specification Revision 2.2.





#### **(17) PCI Subsystem ID Register (PCISID)**

Refer to section about miscellaneous registers of PCI local bus specification Revision 2.2.







### **(18) PCI Capability Pointer Register (PCICP)**

This register is the expansion function pointer register of the PCI configuration register that is prescribed in the PCI power management specification.





#### **(19) PCI Interrupt Line Register (PCIINTLINE)**





## **(20) PCI Interrupt Pin Register (PCIINTPIN)**





# **(21) PCI Minimum Grant Register (PCIMINGNT)**

This register is not programmable.





### **(22) PCI Maximum Latency Register (PCIMAXLAT)**

This register is not programmable.





### **(23) PCI Capability Identifier Register (PCICID)**

When H'01 is read by system software, it indicates that the data structure currently being pointed to is the PCI power management data structure. Each function of a PCI device may have only one item in its capability list with PCICID set to H'01.





# **(24) PCI Next Item Pointer Register (PCINIP)**

PCINIP gives the location of the next item in the function's capability list.







### **(25) PCI Power Management Capability Register (PCIPMC)**

PCIPMCS is a 16-bit register that provides information on the capabilities of the power management related functions. For details, refer to "PCI Bus Power Management Interface Specification Revision 1.1 Chapter 3 PCI Power Management Interface". This register must be set during initializing the PCIC registers (PCICR.CFINIT =  $0$ ).









#### **(26) PCI Power Management Control/Status Register (PCIPMCSR)**

This 16-bit register is used to manage the PCI function's power management status as well as to enable/monitor PMEs. For details, refer to "PCI Bus Power Management Interface Specification Revision 1.1 Chapter 3 PCI Power Management Interface".





RENESAS

# **(27) PCIPMCSR Bridge Support Extension Register (PCIPMCSRBSE)**

This register supports PCI bridge specific functionality and is required for all PCI-to-PCI bridges.







# **(28) PCI Power Consumption/Radiation Register (PCIPCDD)**

The data register is an 8-bit register that provides a mechanism for the function to report state dependent operating data such as power consumed or heat dissipation. For details, refer to "PCI Bus Power Management Interface Specification Revision 1.1 Chapter 3 PCI Power Management Interface".





# **13.3.3 Local Register**

# **(1) PCI Control Register (PCICR)**

PCICR is a 32-bit register which specifies the operation of the PCIC.

The register is write protected; only writes in which the upper eight bits (that is, bits 31 to 24) have the value H'A5 are performed. All other writes are ignored.











### **(2) PCI Local Space Register 0 (PCILSR0)**







### **(3) PCI Local Space Register 1 (PCILSR1)**

SH R/W: PCI R/W: RRRMR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WRRRRR RRRRRRRRRRRRRRR R SH R/W: PCI R/W: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 000000000000000 0 ————LSR—— — Bit: Initial value: RRRRRRRRRRRRRRM R RRRRRRRRRRRRRRR 000000000000000 0 MBA — —————————————— RE Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value:







# **(4) PCI Local Address Register 0 (PCILAR0)**





### **(5) PCI Local Address Register 1 (PCILAR1)**







### **(6) PCI Interrupt Register (PCIIR)**

PCIIR records the source of an interrupt.

When multiple interrupts occur, only the first source is registered.

When an interrupt is disabled, the source is registered in corresponding bit (set to 1) in this register, however, no interrupt occurs.


















## **(7) PCI Interrupt Mask Register (PCIIMR)**

This register is the mask register for PCIIR.









## **(8) PCI Error Address Information Register (PCIAIR)**



This register records PCI address information when an error is detected.



## **(9) PCI Error Command Information Register (PCICIR)**

This register records the PCI command information when an error is detected.





## **(10) PCI Arbiter Interrupt Register (PCIAINT)**

In host bus bridge mode, this register records source of an interrupt. When multiple interrupts occur, only the first source is registered. When an interrupt is disabled, source is registered in corresponding bit (set to 1) in this register, however, no interrupt occurs.















### **(11) PCI Arbiter Interrupt Mask Register (PCIAINTM)**

This register is the mask register for PCIAINT.





RENESAS





### **(12) PCI Arbiter Bus Master Information Register (PCIBMIR)**

In host bridge mode, this register records when the interrupt is invoked by PCIAINT.

When multiple interrupts occur, only the first source is registered.

When an interrupt is masked, the source is registered in corresponding bit (set to 1), however, an interrupt occurs.





## **(13) PCI PIO Address Register (PCIPAR)**

This register is configuration address register.

## Refer to Section 13.4.5 (2), Configuration Space Access.









## **(14) PCI Power Management Interrupt Register (PCIPINT)**



This register controls the power management interrupt.





## **(15) PCI Power Management Interrupt Mask Register (PCIPINTM)**

This is the mask register for PCIPINT.





## **(16) PCI Memory Bank Register 0 (PCIMBR0)**

This register specifies the upper 14-bit address of the PCI memory space 0 (address bits 31 to 18).







## **(17) PCI Memory Bank Mask Register 0 (PCIMBMR0)**

This register specifies the size of the PCI memory space 0.





## **(18) PCI Memory Bank Register 1 (PCIMBR1)**

This register specifies the upper 14-bit address of the PCI memory space 1 (address bits 31 to 18).







## **(19) PCI Memory Bank Mask Register 1 (PCIMBMR1)**

This register specifies the size of the PCI memory space 1.





## **(20) PCI Memory Bank Register 2 (PCIMBR2)**

This register specifies the upper 14-bit address of the PCI memory space 2 (address bits 31 to 18).







## **(21) PCI Memory Bank Mask Register 2 (PCIMBMR2)**

This register specifies the size of the PCI memory space 2.





## **(22) PCI I/O Bank Register (PCIIOBR)**

This register specifies the upper 14-bit address of the PCI I/O space (address bits 31 to 18).

Refer to Section 13.4.3 (3), Accessing PCI I/O Space.







## **(23) PCI I/O Bank Mask Register (PCIIOBMR)**

This register specifies the size of the PCI I/O space.





### **(24) PCI Cache Snoop Control Register 0 (PCICSCR0)**

An external device can access local memory of this LSI via the PCIC. When an external PCI device accesses cacheable areas of this LSI, the PCIC can support cache snoop function to the onchip caches. The PCICSCR0 specifies this function that uses cache snoop address registers 0.











### **(25) PCI Cache Snoop Control Register 1 (PCICSCR1)**

An external device can access local memory of this LSI via the PCIC. When an external PCI device accesses cacheable areas of this LSI, the PCIC can support cache snoop function to the onchip caches. The PCICSCR1 specifies this function that uses cache snoop address registers 1.









## **(26) PCI Cache Snoop Address Register 0 (PCICSAR0)**

PCICSAR0 specifies the address to be compared with the PCI address requested by an external device.







# **(27) PCI Cache Snoop Address Register 1 (PCICSAR1)**

PCICSAR1 specifies the address to be compared with the PCI address requested by an external device.







## **(28) PCI PIO Data Register (PCIPDR)**

When accessed, this register will cause the generation of a configuration cycle on the PCI bus.

Refer to section 13.4.5 (2), Configuration Space Access.







# **13.4 Operation**

#### **13.4.1 Supported PCI Commands**

#### **Table 13.4 Supported Bus Commands**



[Legend]

- 0: Low level
- 1: High level
- Notes: 1. Only the host bus bridge mode is supported.
	- 2. Single transfer only is performed.
	- 3. Operation is the same as that for the memory read command.
	- 4. Operation is the same as that for the memory write command.

## **13.4.2 PCIC Initialization**

After a power-on reset, the PCIC enable bit (ENBL) of the PCIC enable control register (PCIECR) and the internal register initialization bit (CFINIT) of the PCI control register (PCICR) is cleared. At this point, if the PCIC is operating as the PCI bus host (host bus bridge mode), the bus privileges are permanently granted to the PCIC, and no device arbitration is performed on the PCI bus. When the PCIC is not operating as host (normal mode), retries are returned without accepting access from PCI external devices connected to the PCI bus. In addition, all accesses to the PCIC from the CPU are invalid except the access to the PCIECR if the PCIECR.ENBL is cleared to 0. A write access is invalid and a read access will read 0, none of the registers can be modified, and any access to the PCI bus will not be executed.

To initialize the PCIC, first setting the enable bit in the PCIECR to 1. The PCIC's internal configuration registers and local registers must be initialized before setting the CFINIT bit in the PCICR to 1 (while the CFINIT bit is cleared to 0). On completion of initialization, set the CFINIT bit to 1. When operating as host, arbitration is enabled; when operating as non-host, the PCIC can be accessed from the PCI bus.

Regardless of whether the PCIC is operating as the host or normal, external PCI devices cannot be accessed from the PCIC while the CFINIT bit is being cleared. Set the CFINIT bit to 1 before accessing an external PCIC device.

Be sure to initialize the following registers while the CFINIT bit is being cleared (before setting to 1): PCI command (PCICMD), PCI status (PCISTATUS), PCI sub system vender ID (PCISVID), PCI subsystem ID (PCISID), PCI local space register 0/1 (PCILSR 0/1) and PCI local address register 0/1.



## **13.4.3 Master Access**

This section describes how the PCIC is accessed by software in this LSI and the restrictions on usage, such as buffering and synchronization with other devices, when the PCIC is used in both the host bus bridge and normal modes.

#### **(1) Address Space of PCIC**

Table 13.5 shows the PCIC address map.

### **Table 13.5 PCIC Address Map**



Note: \* For details, see section 7.7, 32-Bit Address Extended Mode.

The address space of the PCIC is divided into four main spaces (six spaces, altogether): the control register space (PCIECR), PCI internal control register (PCI configuration and PCI local registers) space, I/O space, and PCI memory (PCI memory space 0, PCI memory space 1, and PCI memory space 2).
# **(2) Accessing PCI Memory Space**

Figure 13.2 shows the method for accessing the PCI bus allocated to the PCI memory space from the SuperHyway bus.



**Figure 13.2 SuperHyway Bus to PCI Local Bus Access** 

To access to the PCI memory address space, use the PCI memory bank register (PCIMBR) and PCI memory bank mask register (PCIMBMR). These registers should have an address space ranging from 16 Mbytes to 512 Mbytes. PCI addresses can be allocated to by software.

The PCIC supports burst transfers to memory transfer.

Consecutive accesses with the SuperHyway load 32-byte or SuperHyway store 32-byte command result in a burst transfer of 32-byte or more (64-byte, 96-byte, etc.).

The PCI memory spaces are allocated from H'FD00 0000 to H'FDFF FFFF for PCI memory space 0 (16 Mbytes), H'1000 0000 to H'13FF FFFF for PCI memory space 1 (Area 4, 64 Mbytes, selection of the PCIC, DDRIF and LBSC spaces), and H'C000 0000 to H'DFFF FFFF for PCI memory space 2 (512 Mbytes, available only in 32-bit address extended mode).

# **Address translation from SuperHyway bus to PCI local bus**

The lower 15 bits ([17:3]) of a SuperHyway bus address are sent without translation.

For PCI memory space 0 accesses, bits 23 to 18 of a SuperHyway bus address are controlled by PCI memory bank mask register 0 (PCIMBMR0).

Note: In the following items and figures, "SH" means the SuperHyway bus of this LSI and "PCI" means the PCI local bus.

- PCIMBMR0 [23:18] B'1111 11: PCI address [23:18] = SH address [23:18]
- PCIMBMR0 [23:18] B'0111 11: PCI address [23:18] = PCIMBR0 [23], SH address [22:18]

∼

- PCIMBMR0 [23:18] B'0000 01: PCI address [23:18] = PCIMBR0 [23:19], SH address [18]
- PCIMBMR0 [23:18] B'0000 00: PCI address [23:18] = PCIMBR0 [23:18]

The upper eight bits ([31:24]) of a SuperHyway bus address are replaced with bits 31 to 24 in PCI memory bank register 0 (PCIMBR0).



**Figure 13.3 SuperHyway Bus to PCI Local Bus Address Translation (PCI Memory Space 0)** 

For PCI memory space 1 accesses, bits 25 to 18 of a SuperHyway address are controlled by PCI memory bank mask register 1 (PCIMBMR1).

- PCIMBMR1 [25:18] B'11 1111 11: PCI address [25:18] = SH address [25:18]
- PCIMBMR1 [25:18] B'01 1111 11: PCI address [25:18] = PCIMBR1 [25], SH address [24:18]

∼

- PCIMBMR1 [25:18] B'00 0000 01: PCI address [25:18] = PCIMBR1 [25:19], SH address [18]
- PCIMBMR1 [25:18] B'00 0000 00: PCI address [25:18] = PCIMBR1 [25:18]

The upper six bits ([31:26]) of a SuperHyway bus address are replaced with bits 31 to 26 in PCI memory bank register 1 (PCIMBR1).



**Figure 13.4 SuperHyway Bus to PCI Local Bus Address Translation (PCI Memory Space 1)** 

For PCI memory space 2 accesses, bits 28 to 18 of a SuperHyway address are controlled by the PCI memory bank mask register 2 (PCIMBMR2).

- PCIMBMR2 [28:18] B'1 1111 1111 11: PCI address [28:18] = SH address [28:18]
- PCIMBMR2 [28:18] B'0 1111 1111 11: PCI address [28:18] = PCIMBR2 [28], SH address [27:18]

∼

- PCIMBMR2 [28:18] B'0 0000 0000 01: PCI address [28:18] = PCIMBR2 [28:19], SH address [18]
- PCIMBMR2 [28:18] B'0 0000 0000 00: PCI address [28:18] = PCIMBR2[28:18]

The upper three bits ([31:29]) of a SuperHyway bus address are replaced with bits 31 to 29 in PCI memory bank register 2 (PCIMBR2).



**Figure 13.5 SuperHyway Bus to PCI Local Bus Address Translation (PCI Memory Space 2)** 

## **(3) Accessing PCI I/O Space**

Access within the size of 4-byte.

Burst I/O transfers are not supported.

The PCI I/O address space is allocated from H'FD20 0000 to H'FE3F FFFF (2 Mbytes).

## **Address translation from SuperHyway bus to PCI local bus**

The lower 15 bits ([17:3]) of a SuperHyway bus address are sent without translation.

Bits 20 to 18 of a SuperHyway bus address are controlled by the PCI I/O bank mask register (PCIIOBMR).

Note: In the following item and figure, "SH" means the SuperHyway bus of this LSI and "PCI" means the PCI local bus.

- PCIIOMR0 [20:18] B'111: PCI address  $[20:18] = SH$  address  $[20:18]$
- PCIIOMR0 [20:18] B'011: PCI address [20:18] = PCIIOBR [20], SH address [19:18]
- PCIIOMR0  $[20:18]$  B'001: PCI address  $[20:18]$  = PCIIOBR  $[20:19]$ , SH address  $[18]$
- PCIIOMR0 [20:18] B'000: PCI address [20:18] = PCIIOBR [20:18]

The upper 11 bits ([31:21]) of a SuperHyway bus address are replaced with bits 31 to 21 in the PCI I/O bank register (PCIIOBR).



**Figure 13.6 SuperHyway Bus to PCI Local Bus Address Translation (PCI I/O)** 

## **(4) Accessing Internal Registers of this LSI**

All internal registers, that is, PCIECR, PCI configuration registers, and PCI local registers are accessible from the CPU.

4-byte, 2-byte, and byte transmission are supported.

# **(5) Endian**

The PCIC of this LSI supports both the big endian and little endian formats. Since PCI local bus is inherently little endian, the PCIC supports both byte swapping and non-byte swapping.

The endian format is specified by the setting of the TBS bit in the PCI control register (PCICR) at a reset.

Note: In the following figures, "SH" means the SuperHyway bus of this LSI and "PCI" means the PCI local bus. "MSByte" means the most significant byte and "LSByte" means the least significant byte.





**Figure 13.7 Endian Conversion from SuperHyway Bus to PCI Local bus (Non-Byte Swapping: TBS = 0)** 

RENESAS



**Figure 13.8 Endian Conversion from SuperHyway Bus to PCI Local bus (Byte Swapping: TBS = 1)** 



# **13.4.4 Target Access**

This section describes how the PCIC of this LSI is accessed by an external PCI local bus master when the PCIC is used in both the host bus bridge and normal modes.

## **(1) Accessing This LSI Address Space**

Accesses to the address space of this LSI by an external PCI bus master are described here.



**Figure 13.9 PCI local bus to SuperHyway bus Memory Map** 

To access the address space of this LSI, use the PCI memory base address register (PCIMBAR0/1), PCI local space register (PCILSR0/1), and PCI local address register (PCILAR0/1). The address spaces are mapped by software. The PCIC includes two memory mapping registers.

Setting these two registers enables the use of two spaces.

The size of these address spaces are selectable from 1 Mbyte to 512 Mbytes by setting the PCI local space register (PCILSR0/1).

Single longword and burst transfers are supported for the memory data transfer to a PCI target.

A certain range of the address space on the PCI local bus corresponds to the local address space on the SuperHyway bus. The local address space 0 is controlled by the PCIMBAR0, PCILSR0 and PCILAR0. And the local address space 1 is controlled by the PCIMBAR1, PCILSR1 and PCILAR1. Figure 13.10 shows the method of accessing the local address space.

The PCIMBAR0/1 indicates the starting address of the memory space used by the PCI device. The PCILAR0/1 specifies the starting address of the local address space 0/1. The PCILSR0/1 expresses the size of the memory used by the PCI device.

## **Address translation from PCI local bus to SuperHyway bus**

For the PCIMBAR0/1 and PCILAR0/1, the more significant address bits that are higher than the memory size set in the PCILSR0/1 becomes valid. The more significant address bits of the PCIMBAR0/1 and the same field line bits of the PCI local bus address output from an external PCI device are compared for the purpose of determining whether the access is made to the PCIC. When the addresses correspond, the access to the PCIC is recognized, and a local address is generated from the more significant address bits of the PCILAR0/1 and the less significant bits of the PCI local bus address output from the external PCI device. The PCI command is executed for this local address.

If the more significant address bits of the PCI local bus address output from the external PCI device does not correspond with the more significant address bits of the PCIMBAR0/1, the PCIC does not respond to the PCI command.

Note: In the following figures, "SH" means the SuperHyway bus of this LSI and "PCI" means the PCI local bus.



Section 13 PCI Controller (PCIC)



**Figure 13.10 PCI Local Bus to SuperHyway Bus Address Translation (Local Address Space 0/1)** 

When all the MBARE bits in PCILSR0/1 are 0, the PCI local bus address is sent to the SuperHyway bus without translation.

Data prefetching for memory read commands is supported. When a PCI burst read is performed, 8 bytes, or 32 bytes of data block is prefetched. (this depends on the settings of the PFE and PFCS bits in PCICR).

# **(2) Accessing PCIC I/O Space**

Allocate a 256-byte area to the I/O address space.

## **Address translation from PCI local bus to SuperHyway bus**

The lower 8 bits ([7:0]) are sent to the SuperHyway bus without translation.

When bits 31 to 8 of a PCI local bus address match bits 31 to 8 in a PCI I/O base address register (PCIIBAR), the upper 24 bits of a PCI local bus address are replaced with H'FE04 01.





**Figure 13.11 PCI Local Bus to SuperHyway Bus Address Translation (PCIC I/O Space)** 

## **(3) Accessing PCIC Registers**

**Configuration Registers:** Access the configuration registers using an offset from the PCI configuration register space base address with the configuration read or write command. Only a single access which size should be under longword is performed. If a burst transfer is attempted, it is terminated to end the transaction.

**Local Registers:** Access the local registers using an offset from a PCI local register space base address with the I/O read or I/O write command. Only a single longword access is performed. If a burst transfer is attempted, it is terminated to end the transaction.

**Control Register (PCIECR):** Do not read or write access to the PCIECR from the PCI local bus.

## **(4) Access to this LSI Address Space**

**Memory Space:** Refer to Section 13.4.4 (1), Accessing This LSI Address Space. Area 0 to area 2 and area 4 to area 6 and DDR-SDRAM space on this LSI address space can be accessed.

**On-chip IO Space:** Do not read or write access to the on-chip IO space using memory read or memory write command via PCI local bus. The operation of this read/write is not guaranteed.



## **(5) Exclusive Access**

The lock access on the PCI bus is supported.

When the PCI local bus is locked, the PCIC is accessible from the device that activates the LOCK signal.

SuperHyway bus resource lock does not occur. (Another on-chip module can access the PCIC during a lock transfer.)

## **(6) Endian**

This LSI supports both the big and little endian formats. Since the PCI local bus is inherently little endian, the PCIC supports both byte swapping and non-byte swapping.

The endian format is specified by the setting of the TBS bit in the PCI control register (PCICR).

Note: In the following figures, "MSByte" means the most significant byte and "LSByte" means the least significant byte.





**Figure 13.12 Endian Conversion from PCI Local Bus to SuperHyway bus (Non-Byte Swapping: TBS = 0)** 





**Figure 13.13 Endian Conversion from PCI Local Bus to SuperHyway bus (Non-Byte Swapping: TBS = 1)** 

#### **(7) Cache Coherency**

The PCIC supports cache snoop function.

When the PCIC functions as a target device, cache coherency is guaranteed for accesses from a master device connected to a PCI bus in both the host bus bridge mode and normal mode.

When accessing this LSI cacheable area, set the cache snoop registers: the PCI cache snoop control registers (PCICSCR0 and PCICSCR1) and PCI cache snoop address register (PCICSAR0 and PCICSAR1).

#### Usage Notes

- Up to 2 conditions can be set as snoop address. Address comparison is logical OR of setting 2 conditions.
- When using this function, execute memory read or write after flush/purge request issued to the CPU cache in the access of cache hit. It reduces PCI bus transfer speed and CPU performance.
- When using this function, do not use the prefetch function. (Do not set PFE bit in the PCICR to 1.)
- Do not use this function when the CPU is sleep state. If cache hit occurs in sleep state, it becomes an error access on the SuperHyway bus, and memory read or memory write does not execute. Specify the SNPMD bit in the PCICSCR to 00 before the CPU enters sleep mode. To keep the coherency before and after the CPU sleep, cache purge should be executed before sleep instruction executed.
- Do not use ether of the following functions and the cache shoop function simultaneously.
	- Debug function using an emulator (Disable this function when using an emulator).
	- L memory or memory mapped cache access from the DMAC.





**Figure 13.14 Cache Flush/Purge Execution Flow for PCI local Bus to SuperHyway Bus** 



# **13.4.5 Host Bus Bridge Mode**

# **(1) PCI Host bus bridge Mode Operation**

The PCIC supports a subset of the PCI Local Bus Specification Revision 2.2 and can be connected to a device with a PCI bus interface.

While the PCIC is set in host bus bridge mode, or while set in normal mode, operation differs according to whether or not bus parking is performed, and whether or not the PCI bus arbiter function is enabled or not.

In host bus bridge mode, the AD, CBE, PAR signal lines are driven by the PCIC when transfers are not being performed on the PCI bus. When the PCIC subsequently starts transfers as master, these signal lines continue to be driven until the end of the address phase.

The arbiter in the PCIC and the REQ and GNT between PCIC are connected internally. Here, pins REQ0/REQOUT, REQ1, REQ2, and REQ3 function as the REQ inputs from the external masters 0 to 3. Similarly, GNT0/GNTIN, GNT1, GNT2, and GNT3 function as the GNT outputs to external masters 0 to 3. Including the PCIC, arbitration of up to five masters is possible.

# **(2) Configuration Space Access**

The PCIC supports configuration mechanism #1. The PCI PIO address register (PCIPAR) and PCI PIO data register (PCIPDR) correspond to the configuration address register and configuration data register, respectively.

When PCIPDR is read from or written to after PCIPAR has been set, a configuration cycle is issued on a PCI bus.

For a type 0 transfer, bits 10 to 2 of the configuration address register are sent without translation and bits 31 to 11 are translated so that these bits can be used as the IDSEL signal.

Bit 16 of the AD signal is driven to 1 and the other bits are made 0 by setting the device number to  $\Omega$ .

Bit 17 of the AD signal is driven to 1 and the other bits are made 0 by setting the device number to 1. Similarly, setting the device number to 2 drives bit 18 of the AD signal to 1 and setting the device number to 3 drives bit 19 of the AD signal to 0.

Bit 31 of the AD signal is driven to 1 and the other bits are made 0 by setting the device number to 16.

For details, refer to "PCI Local Bus Specification Revision 2.2, section 3.2.2.3 Configuration Space Decoding".



**Figure 13.15 Address Generation for Type 0 Configuration Access** 

In configuration accesses, a PCI master abort (no device connected) will not cause an interrupt.

Configuration writes will end normally. Configuration reads will return a value of 0.

# **(3) Special Cycle Generation**

When the PCIC operates as the host device, a special cycle is generated by setting H'8000 FF00 in the PCIPAR and writing to the PCIPDR.

# **(4) Arbitration**

In host bus bridge mode, the PCI bus arbiter in the PCIC is activated.

The PCIC supports four external masters (i.e., four REQ and GNT pairs).

If use of the bus is simultaneously requested by more than one device, the bus is granted to the device with the highest priority.

The PCI bus arbiter supports two modes to determine the priority of devices: fixed priority and pseudo-round-robin. The mode is selected by the BMAM bit in PCICR.

**Fixed Priority:** When the BMAM bit in PCICR is cleared to 0, the priorities of devices are fixed the following default values.

 $PCIC >$  device  $0 >$  device  $1 >$  device  $2 >$  device 3

The PCIC always gains use of the bus over other devices.

**Pseudo-Round-Robin:** When the BMAM bit in PCICR is set to 1, the most recently granted device is assigned the lowest priority.

The initial priority is the same as the fixed priority mode.

After device 1 has claimed and granted the bus, and transferred data, the priority is as follows:

 $PClC >$  device  $0 >$  device  $2 >$  device  $3 >$  device 1

Then, after the PCIC has claimed and granted the bus, and transferred data, the priority is changed to:

Device  $0 >$  device  $2 >$  device  $3 >$  device  $1 >$  PCIC

After device 3 has claimed and granted the bus, and transferred data, the priority is changed to:

Device  $0 >$  device  $2 >$  device  $1 >$  PCIC  $>$  device 3

In host bus bridge mode, bus parking is always controlled by the PCIC.

## **(5) Interrupts**

- 10 interrupts are available (these signals are connected to the INTC of this LSI)
- Interrupts are enabled/disabled and their priority levels are specified by the INTC of this LSI
- When the PCIC operates normal mode,  $\overline{INTA}$  output is available to the host device on the PCI bus. The INTA pin is specified assert or negate by the IOCS bit in the PCICR.



## **Table 13.6 Interrupt Priority**

The PCIC can store the error information on the PCI bus. If an error occurs, the error address is stored in the PCI error address information register (PCIAIR), the types of transfer and command information are stored in the PCI error command information register. And then if the PCIC operates host bus bridge mode, the bus master information is stored in the PCI error bus master information register.

Error information is stored only one information. This causes only to store the first occurred error information, and not to store after second error information. The error information is initialized by a power-on reset.

# **13.4.6 Normal mode**

When operating in normal mode, the PCI bus arbitration function in the PCIC is disabled and PCI bus arbitration is performed according to the specifications of the externally connected PCI bus arbiter.

In normal mode, the master performs bus parking is decided by the grant signal that asserted from the external bus arbiter. If the master that performing bus parking is different from the next transaction master, the bus will be high-impedance state for minimum one clock cycle before the address phase.

In normal mode, the GNT0/GNTIN pin is used for the grant input signal to the PCIC, and the REQ0/REQOUT pin is used for the request output signal from the PCIC.

# **13.4.7 Power Management**

The PCIC supports PCI power management revision 1.1. Supported features are shown below.

- Support for the PCI power management control configuration register.
- Support for the power-down/restore request interrupts from hosts on the PCI bus.

There are seven configuration registers for PCI power management control. PCI capabilities pointer register shows the address offset of the configuration registers for power management. In the PCIC, this offset is fixed at  $CP = H'40$ . PCI capability ID (PCICID), next item pointer (PCINIP), power management capability (PCIPMC), power management control/status (PCIPMCSR), PMCSR bridge support extension (PCIPMCSRBSE) and power consumption/dissipation (PCIPCDD) are power management registers. They support four states: power state D0 (normal) power state D1 (bus idle) power state D2 (clock stop) and power state D3 (power down mode).

Figure 13.16 shows the PCI local bus power down state transition.



**Figure 13.16 PCI Local Bus Power Down State Transition** 

The PCIC detects when the power state (PS) bit of the PCI power management control/status register changes (when it is written to from an external PCI device), and issues a power management interrupt. To control the power management interrupts, there are the PCI power management interrupt register (PCIPINT) and PCI power management interrupt mask register (PCIPINTM). Of the power management interrupts, the power state D0 interrupt (PCIPWD0) detects a transition from the power state D1/D2/D3 to D0, while power state D1 interrupt (PCIPWD1) detects a transition from the power state D0 to D1, while power state D2 interrupt (PCIPWD2) detects a transition from the power state D0/D1 to D2, while power state D3 interrupt (PCIPWD3) detects a transition from the power state D0/D1/D2 to D3. Interrupt masks can be set for each interrupt.

No power state D0 interrupt is generated at a power-on reset.

The following cautions should be noted when the PCIC is operating in normal mode and a power down interrupt is received from the host: In PCI power management, the PCI local bus clock stops within a minimum of 16 clocks after the host device has instructed a transition to power state D3. After detecting a power state D3 interrupt, do not, therefore, attempt to read or write to local registers and configuration registers that can be accessed from the SuperHyway bus and PCI local bus access (I/O and memory spaces). Because these accesses operate using the PCI local bus clock, the cycle for these accesses will not be completed if the clock stops and may be hung-up on the SuperHyway bus.

# **13.4.8 PCI Local Bus Basic Interface**

The PCIC of this LSI conforms to the PCI local bus specification revision 2.2 stipulations and can be connected to a device with a PCI local bus interface. The following figures show the timing for each operation mode.

## **(1) Master Read/Write Cycle Timing**

Figures13.17 is an example of a single-write cycle in host bus bridge mode. Figure 13.18 is an example of a single read cycle in host bus bridge mode. Figure 13.19 is an example of a burst write cycle in normal mode. And Figure 13.20 is an example of a burst read cycle in normal mode. Note that the response speed of DEVSEL and TRDY differs according to the connected target device. In host bus bridge mode, master accesses always use single read/write cycles. The issuing of configuration transfers is only possible in host bus bridge mode.



**Figure 13.17 Master Write Cycle in Host Bus Bridge Mode (Single)** 

RENESAS



**Figure 13.18 Master Read Cycle in Host Bus Bridge Mode (Single)** 





**Figure 13.19 Master Write Cycle in Normal Mode (Burst)** 



**Figure 13.20 Master Read Cycle in Normal Mode (Burst)** 



# **(2) Target Read/Write Cycle Timing**

The PCIC responds to target memory burst read accesses from an external master by retries until 8 longword (32-bit) data are prepared in the PCIC's internal FIFO. That is, it always responds to the first target burst read with a retry. For a single read access, the PCIC reaponds as soon as the data is prepared.

Also, when a target memory write access is made, the content of the data is guaranteed until the write data is completely written to the local memory if reading the target write data immediately after write access.

Only single transfers are supported in the case of target accesses of the configuration space and I/O space. If there is a burst access request, the external master is disconnected on completion of the first transfer. Note that the DEVSEL response speed is fixed at 2 clocks (Medium) in the case of target access to the PCIC.

Figure 13.21 shows an example target single read cycle in normal mode. Figure 13.22 shows an example target single write cycle in normal mode. Figure 13.23 is an example of a target burst read cycle in host bus bridge mode. And figure 13.24 is an example of a target burst write cycle in host bus bridge mode.





**Figure 13.21 Target Read Cycle in Normal Mode (Single)** 





**Figure 13.22 Target Write Cycle in Normal Mode (Single)** 



**Figure 13.23 Target Memory Read Cycle in Host Bus Bridge Mode (Burst)** 





**Figure 13.24 Target Memory Write Cycle in Host Bus Bridge Mode (Burst)** 

# **(3) Address/Data Stepping Timing**

By writing 1 to the SC bit in PCICMD, a wait (stepping) of one clock can be inserted when the PCIC is driving the AD bus. As a result, the PCIC drives the AD bus over 2 clocks. This function can be used when there is a heavy load on the PCI bus and the AD bus does not achieve the stipulated logic level in one clock.

When the PCIC operates as the host bus bridge mode, it is recommended to use this function for the issuance of configuration transfers.

Figure 13.25 is an example of burst memory write cycle with stepping. Figure 13.26 is an example of target burst read cycle with stepping.



**Figure 13.25 Master Write Cycle in Host Bus Bridge Mode (Burst, with stepping)** 





**Figure 13.26 Target Memory Read Cycle in Host Bus Bridge Mode (Burst, with stepping)** 



# Section 14 Direct Memory Access Controller (DMAC)

This LSI includes the direct memory access controller (DMAC).

The DMAC can be used in place of the CPU to perform high-speed transfers between external devices that have DACK (DMA transfer end notification), external memory, on-chip memory, memory-mapped external devices, and peripheral modules.

# **14.1 Features**

- Twelve channels (four channels can receive an external request: channel 0 to 3)
- 4-Gbyte physical address space
- Data transfer unit is selectable: Byte, word (2 bytes), longword (4 bytes), 16 bytes, and 32 bytes
- Maximum transfer count: 16,777,216 transfers
- Address mode: Dual address mode
- Transfer requests:

External request (channel 0 to 3), peripheral module request (channel 0 to 5), or auto request can be selected.

The following modules can issue an peripheral module request.

 $-$  SCIF0, SCIF1, HAC, HSPI, SIOF, SSI, FLCTL, and MMCIF

• Selectable bus modes:

Cycle steal mode (normal mode and intermittent mode) or burst mode can be selected.

• Selectable channel priority levels:

The channel priority levels are selectable between fixed mode and round-robin mode.

- Interrupt request: An interrupt request can be generated to the CPU after half of the transfers ended, all transfers ended, or an address error occurred.
- External request detection: There are following four types of DREQn input detection.  $(n = 0 \text{ to } 3)$ 
	- Low level detection (Initial value)
	- High level detection
	- Rising edge detection
	- Falling edge detection
- Transfer end notification signal:

Active levels for both DACKn and DRAKn can be set independently.

 $(n = 0 \text{ to } 3, \text{ Initial value: low active})$ 

Figure 14.1 shows the block diagram of the DMAC.





RENESAS

# **14.2 Input/Output Pins**

The external pins for the DMAC are described below. Table 14.1 lists the configuration of the pins that are connected to external device. The DMAC has pins for four channels (channel 0 to 3) for external bus use.

## **Table 14.1 Pin Configuration**









Notes: 1. Initial value is low level detection.

- 2. Initial value is low active.
- 3. This pin is multiplexed with port K7 (GPIO) input/output pin.
- 4. This pin is multiplexed with MODE2 input pin and port L1 (GPIO) output pin.
- 5. This pin is multiplexed with MODE0 input pin and port L3 (GPIO) output pin.
- 6. This pin is multiplexed with port K6 (GPIO) input/output pin.
- 7. This pin is multiplexed with MODE7 input pin and port L0 (GPIO) output pin.
- 8. This pin is multiplexed with MODE1 input pin and port L2 (GPIO) output pin.
- 9. This pin is multiplexed with INTB (PCIC) input pin, AUDATA0 (H-UDI) output pin, and port K5 (GPIO) input/output pin.
- 10. This pin is multiplexed with CE2A (LBSC) output pin, AUDCK (H-UDI) output pin, and port K1 (GPIO) output pin.
- 11. This pin is multiplexed with MRESETOUT (RESET) output pin, AUDATA2 (H-UDI) output pin, and port K3 (GPIO) input/output pin.
- 12. This pin is multiplexed with INTC (PCIC) input pin, AUDATA1 (H-UDI) output pin, and port K4 (GPIO) input/output pin.
- 13. This pin is multiplexed with CE2B (LBSC) output pin, AUDSYNC output pin, and port K0 (GPIO) output pin.
- 14. This pin is multiplexed with IRQOUT (INTC) output pin, AUDATA3 (H-UDI) output pin, and port K2 (GPIO) input/output pin.
# **14.3 Register Descriptions**

Table 14.2 shows the configuration of registers of the DMAC. Table 14.3 shows the register states in each processing mode.



### **Table 14.2 Register Configuration of DMAC**



#### Section 14 Direct Memory Access Controller (DMAC)





Notes: 1. Writing 0 after read 1 of HE or TE bit of CHCR is possible to clear the flag.

2. Writing 0 after read 1 of AE or NMIF bit of DMAOR is possible to clear the flag.

3. Accessing with other access sizes is prohibited.





## **Table 14.3 Register States in Each Processing Mode**









RENESAS



#### **14.3.1 DMA Source Address Registers 0 to 11 (SAR0 to SAR11)**

SAR are 32-bit readable/writable registers that specify the source address of a DMA transfer. During a DMA transfer, these registers indicate the next source address.

To transfer data in word or in longword units, specify the address with word or longword address boundary. When transferring data in 16-byte or in 32-byte units, a 16-byte or 32-byte boundary must be set for the source address value. The initial value is undefined.





## **14.3.2 DMA Source Address Registers B0 to B3, B6 to B9 (SARB0 to SARB3, SARB6 to SARB9)**

SARB are 32-bit readable/writable registers that specify the source address of a DMA transfer that is set in SAR again in repeat/reload mode. Data to be written from the CPU to SAR is also written to SARB. To set SARB address that differs from SAR address, write data to SARB after SAR.

To transfer data in word or in longword units, specify the address with word or longword address boundary. When transferring data in 16-byte or in 32-byte units, a 16-byte or 32-byte boundary must be set for the source address value. The initial value is undefined.



#### **14.3.3 DMA Destination Address Registers 0 to 11 (DAR0 to DAR11)**

DAR are 32-bit readable/writable registers that specify the destination address of a DMA transfer. During a DMA transfer, these registers indicate the next destination address.

To transfer data in word or in longword units, specify the address with word or longword address boundary. When transferring data in 16-byte or in 32-byte units, a 16-byte or 32-byte boundary must be set for the destination address value. The initial value is undefined.



RENESAS

## **14.3.4 DMA Destination Address Registers B0 to B3, B6 to B9 (DARB0 to DARB3, DARB6 to DARB9)**

DARB are 32-bit readable/writable registers that specify the destination address of a DMA transfer that is set in DAR again in repeat/reload mode. Data to be written from the CPU to DAR is also written to DARB. To set DARB address that differs from DAR address, write data to DARB after DAR.

To transfer data in word or in longword units, specify the address with word or longword address boundary. When transferring data in 16-byte or in 32-byte units, a 16-byte or 32-byte boundary must be set for the source address value. The initial value is undefined.





### **14.3.5 DMA Transfer Count Registers 0 to 11 (TCR0 to TCR11)**

TCR are 32-bit readable/writable registers that specify the DMA transfer count. The number of transfers is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, and 16,777,216 (the maximum) when H'00000000 is set. During a DMA transfer, these registers indicate the remaining transfer count.

The upper eight bits of TCR (bits 31 to 24) are always read as 0, and the write value should always be 0. The initial value is undefined.





# **14.3.6 DMA Transfer Count Registers B0 to B3, B6 to B9 (TCRB0 to TCRB3, TCRB6 to TCRB9)**

TCRB are 32-bit readable/writable registers. Data to be written from the CPU to TCR is also written to TCRB. While the half-end\* function is used, TCRB are used as the initial value hold registers to detect half-end. Also, TCRB specify the number of DMA transfers which are set in TCR in repeat mode. TCRB specify the number of DMA transfers and are used as transfer count counters in reload mode.

Note: \* The "half-end" means the transfer is half finished.

In reload mode, the lower 8 bits (bits 7 to 0) operate as transfer count counters, values of SAR and DAR are updated after the value of the bits 7 to 0 became 0, and then the value of the bits 23 to 16 of TCRB are loaded to the bits 7 to 0. In bits 23 to 16, set the number of transfers which starts reloading. In reload mode, a value from H'FF (255 times) to H'01 (1 time) can be specified to the bits 23 to 16 and 7 to 0 of TCRB, and set the same number in both bits 23 to 16 and bits 7 to 0 and clear to H'00 in bits 15 to 8. Also, set the HIE bit in CHCR to 0 and do not use the half end function.

The upper eight bits of TCRB (bits 31 to 24) are always read as 0, and the write value should always be 0. The initial value of TCRB is undefined.







## **14.3.7 DMA Channel Control Registers 0 to 11 (CHCR0 to CHCR11)**



CHCR are 32-bit readable/writable registers that control the DMA transfer mode.

Note: \* Writing 0 is possible to clear the flag.































### **14.3.8 DMA Operation Register 0, 1 (DMAOR0 and DMAOR1)**

DMAOR is a 16-bit readable/writable register that specifies the priority level of channels at the DMA transfer. This register shows the DMA transfer status. DMAOR 0 is for channel 0 to 5, and DMAOR1 is for channel 6 to 11.













Note:  $*$  Writing 0 is possible to clear the flag.



## **14.3.9 DMA Extended Resource Selectors (DMARS0 to DMARS2)**

DMARS are 16-bit readable/writable registers that specify the DMA transfer sources from peripheral modules in each channel. DMARS0 specifies for channels 0 and 1, DMARS1 specifies for channels 2 and 3, and DMARS2 specifies for channels 4 and 5. This register can set the transfer request of SCIF0, SCIF1, HAC, HSPI, SIOF, SSI, FLCTL, and MMCIF.

When MID/RID other than the values listed in table 14.4 is set, the operation of this LSI is not guaranteed. The transfer request from DMARS is valid only when the resource select bits RS[3:0] has been set to B'1000 for CHCR0 to CHCR5 registers. Otherwise, even if DMARS has been set, transfer request source is not accepted.

#### • DMARS0





#### • DMARS1







## • DMARS2









## **Table 14.4 Transfer Request Sources**



# **14.4 Operation**

When there is a DMA transfer request, the DMAC starts the transfer according to the predetermined channel priority; when the transfer end conditions are satisfied, it ends the transfer. Transfers can be requested in three modes: auto request, external request, and peripheral module request. In bus mode, burst mode or cycle steal mode can be selected.

## **14.4.1 DMA Transfer Requests**

DMA transfer requests are basically generated in either the data transfer source or destination, but they can also be generated by external devices or peripheral modules that are neither the source nor the destination. Transfers can be requested in three modes: auto request, external request, and peripheral module request. The request mode is selected in the bits RS[3:0] in CHCR0 to CHCR11 respectively, and DMARS0 to DMARS2 when peripheral module request is used.

**Auto-Request Mode:** When there is no transfer request signal from an external source, as in a memory-to-memory transfer or a transfer between memory and an on-chip module unable to request a transfer, auto-request mode allows the DMAC to automatically generate a transfer request signal internally. Specify B'0100 to the RS [3:0] bits in CHCRn ( $n = 0$  to 11) of the using DMA channel. When the DE bit in CHCR for corresponding channel and the DME bit in DMAOR0 for channels 0 to 5, DMAOR1 for channels 6 to 11 are set to 1, the transfer begins so long as the AE and NMIF bits in that DMAOR are all 0.

**External Request Mode:** In this mode, a transfer is performed at the request signal (DREQ) of an external device. This mode is valid only in channel 0 to 3. Specify B'0000 to the RS [3:0] bits in CHCRn  $(n = 0 to 3)$  of the using DMA channel. When this mode is selected, if the DMA transfer is enabled ( $DE = 1$ ,  $DME = 1$ ,  $TE = 0$ ,  $AE = 0$ ,  $NMIF = 0$ ), a transfer is performed upon a request at the DREQ input.

Choose to detect DREQ by either the edge or level of the signal input with the DL bit and DS bit in CHCRn ( $n = 0$  to 3) as shown in table 14.5. The source of the transfer request does not have to be the data transfer source or destination.



#### **Table 14.5 Selecting External Request Detection with DL, DS Bits**

When DREQ is accepted, the DREQ pin becomes request accept disabled state. After issuing acknowledge signal DACK for the accepted DREQ, the DREQ pin again becomes request accept enabled state.

When DREQ is used by level detection, there are following two cases by the timing to detect the next DREQ after outputting DACK.

- Overrun 0: Transfer is aborted after the same number of transfer has been performed as requests.
- Overrun 1: Transfer is aborted after transfers have been performed for the number of requests plus 1 times.

The DO bit in CHCR selects this overrun 0 or overrun 1.

#### **Table 14.6 Selecting External Request Detection with DO Bit**

#### **CHCR**



**Peripheral module Request Mode:** In this mode, a transfer is performed at the transfer request signal of an peripheral module. This mode is valid only in channel 0 to 5. Specify B'1000 to the RS [3:0] bits in CHCRn ( $n = 0$  to 5) of the using DMA channel. Transfer request signals comprise the transmit data empty transfer request and receive data full transfer request from the SCIF0, SCIF1, HAC, HSPI, SIOF, SSI, and MMCIF set by DMARS0/1/2, and transfer requests from the FLCTL.

When this mode is selected, if the DMA transfer is enabled ( $DE = 1$ ,  $DME = 1$ ,  $TE = 0$ ,  $AE = 0$ ,  $NMIF = 0$ , a transfer is performed upon the input of a transfer request signal.

When a transmit data empty transfer request of the SCIF0 is set as the transfer request, the transfer destination must be the SCIF0's transmit data register. Likewise, when receive data full transfer request of the SCIF0 is set as the transfer request, the transfer source must be the SCIF0's receive data register. These conditions also apply to the SCIF1, HAC, HSPI, SIOF, SSI, and MMCIF.





# **Table 14.7 Peripheral Module Request Modes**



## **14.4.2 Channel Priority**

When the DMAC receives simultaneous transfer requests on two or more channels, it transfers data according to a predetermined priority. Two modes (fixed mode and round-robin mode) are selected by the bits PR[1:0] in DMAOR0 for channels 0 to 5 and DMAOR1 for channels 6 to 11.

If the DMAC receives simultaneous transfer requests from both any channels 0 to 5 and 6 to 11 respectively, then executes each channels 0 to 5 or 6 to 11 request alternately (initial state: channel 0 to 5 is higher priority).

**Fixed Mode:** In this mode, the priority levels among the channels remain fixed. There are two kinds of fixed modes as follows:

Channels 0 to 5

- $CH0 > CH1 > CH2 > CH3 > CH4 > CH5$
- $CH0 > CH2 > CH3 > CH1 > CH4 > CH5$

Channels 6 to 11

- CH6 > CH7 > CH8 > CH9 > CH10 > CH11
- $CH6 > CH8 > CH9 > CH7 > CH10 > CH11$

These are selected by the bits PR[1:0] in DMAOR0 and DMAOR1.

**Round-Robin Mode:** In round-robin mode each time data of one transfer unit (byte, word, longword, 16-byte, or 32-byte unit) is transferred on one channel, the priority is rotated. The channel on which the transfer was just finished rotates to the bottom of the priority. The roundrobin mode operation is shown in figure 14.2. The priority of round-robin mode is CH0 > CH1 >  $CH2 > CH3 > CH4 > CH5$ , and  $CH6 > CH7 > CH8 > CH9 > CH10 > CH11$  immediately after reset.

When round-robin mode is specified, do not mix the cycle steal mode and the burst mode in channels 0 to 5 or 6 to 11 respectively.









Figure 14.3 shows how the priority changes when channel 0 and channel 3 transfers are requested simultaneously and a channel 1 transfer is requested during the channel 0 transfer. The DMAC operates as follows:

- 1. Transfer requests are generated simultaneously to channels 0 and 3.
- 2. Channel 0 has a higher priority, so the channel 0 transfer begins first (channel 3 waits for transfer).
- 3. A channel 1 transfer request occurs during the channel 0 transfer (channels 1 and 3 are both waiting)
- 4. When the channel 0 transfer ends, channel 0 becomes lowest priority.
- 5. At this point, channel 1 has a higher priority than channel 3, so the channel 1 transfer begins (channel 3 waits for transfer).
- 6. When the channel 1 transfer ends, channel 1 becomes lowest priority.
- 7. The channel 3 transfer begins.
- 8. When the channel 3 transfer ends, channels 3 and 2 shift downward in priority so that channel 3 becomes the lowest priority.



**Figure 14.3 Changes in Channel Priority in Round-Robin Mode (example of channel 0 to 5)** 

RENESAS

## **14.4.3 DMA Transfer Types**

DMA transfer type is dual address mode transfer. A data transfer timing depends on the bus mode, which has cycle steal mode and burst mode.

#### **Dual Address Modes:**

In dual address mode, both the transfer source and destination are accessed by an address. The source and destination can be located externally or internally.

DMA transfer requires two bus cycles because data is read from the transfer source in a data read cycle and written to the transfer destination in a data write cycle. At this time, transfer data is temporarily stored in the DMAC. In the transfer between external memories as shown in figure 14.4, data is read to the DMAC from one external memory in a data read cycle, and then that data is written to the other external memory in a write cycle.



## **Figure 14.4 Data Flow of Dual Address Mode**



Auto request, external request, and peripheral module request are available for the transfer request. DACK can be output in read cycle or write cycle in dual address mode. CHCR can specify whether the DACK is output in read cycle or write cycle.





**Figure 14.5 Example of DMA Transfer Timing in Dual Address Mode (Source: Ordinary Memory, Destination: Ordinary Memory)**
**Bus Modes:** There are two bus modes: cycle steal mode and burst mode. Select the mode in the TB and LCKN bits in CHCR. Moreover, cycle steal mode has normal and intermittent modes that are specified by the CMS bits in DMAOR.

• Cycle-Steal Mode

 $-$  Normal mode1 (DMAOR.CMS = 00, CHCR.LCKN = 0, CHCR.TB = 0)

In cycle-steal normal mode, the SuperHyway bus mastership is given to another bus master after a one-transfer unit (byte, word, longword, 16-byte, or 32-byte unit) DMA transfer. When the next transfer request occurs, the DMAC issues the next transfer request, the bus mastership is obtained from the other bus master and a transfer is performed for onetransfer unit. When that transfer ends, the bus mastership is passed to the other bus master. This is repeated until the transfer end conditions are satisfied.

In cycle-steal normal mode, transfer areas are not affected regardless of settings of the transfer request source, transfer source, and transfer destination.

Figure 14.6 shows an example of DMA transfer timing in cycle-steal normal mode. Transfer conditions shown in the figure are:



**Figure 14.6 DMA Transfer Timing Example in Cycle-Steal Normal Mode 1 (DREQ Low Level Detection)** 

 $-$  Normal mode 2 (DMAOR.CMS = 00, CHCR.LCKN = 1, CHCR.TB = 0)

In cycle steal normal mode 2, the DMAC does not keep the SuperHyway bus mastership, is to obtain the bus mastership in every one transfer unit of read or write cycle.

Figure 14.7 shows an example of DMA transfer timing in cycle steal normal mode 2.





**Figure 14.7 DMA Transfer Timing Example in Cycle-Steal Normal Mode 2 (DREQ Low Level Detection)** 

 $-$  Intermittent mode 16 (DMAOR.CMS = 10, CHCR.LCKN = 0 or 1, CHCR.TB = 0), intermittent mode 64 (DMAOR.CMS = 11, CHCR.LCKN =  $0$  or 1, CHCR.TB =  $0$ )

In intermittent mode of cycle steal, the DMAC returns the SuperHyway bus mastership to other bus master whenever a one-transfer unit (byte, word, longword, or 16-byte or 32-byte unit) is complete. If the next transfer request occurs after that, the DMAC issues the next transfer request after waiting for 16 or 64 clocks in Bck count, and obtains the bus mastership from other bus master. The DMAC then transfers data of one-transfer unit and returns the bus mastership to other bus master. These operations are repeated until the transfer end condition is satisfied. It is thus possible to make lower the ratio of bus occupation by DMA transfer than cycle-steal normal mode.

When the DMAC issues again the transfer request, DMA transfer can be postponed in case of entry updating due to cache miss.

The intermittent modes, however, must be cycle steal mode in all channels 0 to 5 or 6 to11 for the corresponding transfer channel.

Figure 14.8 shows an example of DMA transfer timing in cycle steal intermittent mode. Transfer conditions shown in the figure are:



**Figure 14.8 Example of DMA Transfer Timing in Cycle Steal Intermittent Mode (DREQ Low Level Detection)** 

RENESAS

### Burst Mode (LCKN =  $0, TB = 1$ )

In burst mode, once the DMAC obtains the SuperHyway bus mastership, the transfer is performed continuously without releasing the bus mastership until the transfer end condition is satisfied. In external request mode with level detection of the DREQ pin, however, when the DREQ pin is not active, the bus mastership passes to the other bus master after the DMAC transfer request that has already been accepted ends, even if the transfer end conditions have not been satisfied.

Burst mode cannot be used when the peripheral module is the transfer request source.

Figure 14.9 shows DMA transfer timing in burst mode.



## **Figure 14.9 DMA Transfer Timing Example in Burst Mode (DREQ Low Level Detection)**

**DMA Transfer Matrix:** Table 14.8 shows the DMA transfer matrix in auto-request mode and table 14.9 shows the DMA transfer matrix in external request mode, and table 14.10 shows the peripheral module request.





[Legend]

Yes: Transfer is available.

Note: \* When the transfer source or destination is peripheral module register, the transfer size should be the same value of its access size.



**Transfer Destination** 

#### **Table 14.9 DMA Transfer Matrix in External Request Mode (only channels 0 to 3)**

[Legend]

Yes: Transfer is available.

No: Transfer is not available.

- Notes: 1. When the transfer source or destination is peripheral module register, the transfer size should be the same value of its access size.
	- 2. Transfer is available when the AM bit in CHCR is cleared to 0.
	- 3. Transfer is available when the AM bit in CHCR is set to 1.
	- 4. Transfer is available when the AM bit in CHCR is set to 1 and the destination address of the PCIC is H'FD00 0000 to H'FDFF FFFF (PCI memory space 0).
	- 5. Transfer is available when the AM bit in CHCR is cleared to 0 and the source address of the PCIC is H'FD00 0000 to H'FDFF FFFF (PCI memory space 0).
	- 6. Transfer is available when the source or destination, or both the source and destination address of the PCIC is H'FD00 0000 to H'FDFF FFFF (PCI memory space 0).

 When the transfer source address is H'FD00 0000 to H'FDFF FFFF, the AM bit in CHCR is cleared to 0, when the transfer destination address is H'FD00 0000 to H'FDFF FFFF the AM bit in CHCR is set to 1.

**Transfer Destination** 



#### **Table 14.10 DMA Transfer Matrix in Peripheral module Request Mode**

[Legend]

Yes: Transfer is available.

No: Transfer is not available.

Note: \* When the transfer source or the destination is an peripheral module, the transfer size should be the same value of its register access size.

> The transfer source or the transfer destination should be a register of request source in peripheral module request mode. This transfer is available only cycle steal mode, and when the transfer request source is an peripheral module, the transfer is available in channel 0 to 5.

**Bus Mode and Channel Priority:** When the priority is set in fixed mode (CH0 > CH1) and channel 1 is transferring in burst mode, if there is a transfer request to channel 0 with a higher priority, the transfer of channel 0 will begin immediately.

At this time, if channel 0 is also operating in burst mode, the channel 1 transfer will continue after the channel 0 transfer has completely finished.

When channel 0 is in cycle steal mode, channel 0 with a higher priority performs the transfer of one transfer unit and the channel 1 transfer is continuously performed without releasing the bus mastership. The bus mastership will then switch between the two in the order channel 0, channel 1, channel 0, and channel 1.

This example is shown in figure 14.9. When multiple channels are operating in burst modes, the channel with the highest priority is executed first.

When DMA transfer is executed in the multiple channels, the bus mastership will not be given to the bus master until all competing burst transfers are complete.





**Figure 14.10 Bus State when Multiple Channels are Operating** 

In round-robin mode, the priority changes according to the specification shown in figure 14.2. However, the channel in cycle steal mode cannot be mixed with the channel in burst mode.

## **14.4.4 DMA Transfer Flow**

After the DMA source address registers (SAR), DMA destination address registers (DAR), DMA transfer count registers (DMATCR), DMA channel control registers (CHCR), DMA operation register (DMAOR), and DMA extended resource selectors (DMARS) are set, the DMAC transfers data according to the following procedure:

- 1. Checks to see if transfer is enabled ( $DE = 1$ ,  $DME = 1$ ,  $TE = 0$ ,  $AE = 0$ ,  $NMIF = 0$ )
- 2. When a transfer request occurs while transfer is enabled, the DMAC transfers one transfer unit of data (depending on the TS0 and TS1 settings). In auto request mode, the transfer begins automatically when the DE bit and DME bit are set to 1. The DMATCR value will be decremented for each transfer. The actual transfer flows vary by address mode and bus mode.
- 3. When the specified number of transfer have been completed (when DMATCR reaches 0), the transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DMINT interrupt is sent to the CPU.
- 4. When an address error or an NMI interrupt is generated, the transfer is aborted. Transfers are also aborted when the DE bit in CHCR or the DME bit in DMAOR is changed to 0.

Figure 14.11 shows a flowchart of this procedure.





#### **Figure 14.11 DMA Transfer Flowchart**

## **14.4.5 Repeat Mode Transfer**

In a repeat mode transfer, a DMA transfer is repeated without specifying the transfer settings every time before executing a transfer.

Using a repeat mode transfer with the half end function allows a double buffer transfer executed virtually. Following processings can be executed effectively by using a repeat mode transfer. As an example, operation of receiving voice data from the VOICE CODEC and compressing it is explained.

In the following example, processing of compressing 40-word voice data every data reception is explained. In this case, it is assumed that voice data is received by means of SIOF.

- 1. DMAC settings
- Set address of the SIOF receive data register in SAR
- Set address of an internal memory data store area in DAR
- Set TCR to H'50 (80 times)
- Satisfy the following settings of CHCR Bits  $RPT[2:0] = B'010$ : Repeat mode (use DAR as a repeat area) Bit  $HIE = B'1$ : TCR/2 interrupt generated Bits  $DM[1:0] = B'01$ : DAR incremented Bits  $SM[1:0] = B'00$ : SAR fixed Bit  $IE = B'1$ : Interrupt enabled Bit  $DE = B'1$ : DMA transfer enabled
- Set such as bits TB and TS[2:0] according to use conditions
- Set bits CMS[1:0] and PR[1:0] in DMAOR according to use conditions and set the DME bit to  $B'1$
- 2. Voice data is received and then transferred by SIOF/DMAC
- 3. TCR is decreased to half of its initial value and an interrupt is generated After reading CHCR to confirm that the HE bit is set to 1 by an interrupt processing, clear the HE bit to 0 and compress 40-word voice data from the address set in DAR.
- 4. TCR is cleared to 0 and an interrupt is generated

After reading CHCR to confirm that the TE bit is set to 1 by an interrupt processing, clear the TE bit to 0 and compress 40-word voice data from the address set in  $DAR + 40$ . After this operation, the value of DARB is copied to DAR in DMAC and initialized, and the value of TCRB is copied to TCR and initialized to 80.

5. Hereafter, steps 2 and 4 are repeated until the DME or DE bit is cleard to 0, or an NMI interrupt is generated. Note that if the HE bit is not cleared in the procedure 3 or if the TE bit is

# RENESAS

not cleared in the procedure 4, then the transfer is stopped according to the condition of both the HE and the TE bits are set to 1.

As explained above, a repeat mode transfer enables sequential voice compression by changing buffer for storing data received consequentially and a data buffer for processing signals alternately.

#### **14.4.6 Reload Mode Transfer**

In a reload mode transfer, according to the settings of bits RPT[2:0] in CHCR, the value set in SARB/DARB is set to SAR/DAR and the value of bits TCRB[23:16] is set in bits TCRB[7:0] at each transfer set in the bits TCRB[7:0], and the transfer is repeated until TCR becomes 0 without specifying the transfer settings again. A reload mode transfer is effective when repeating data transfer with specific area. Figure 14.12 shows the operation of reload mode transfer.



**Figure 14.12 Reload Mode Transfer** 

When a reload mode transfer is executed, TCRB is used as a reload counter. Set TCRB according to section 14.3.6, DMA Transfer Count Registers B0 to B3, B6 to B9 (TCRB0 to TCRB3, TCRB6 to TCRB9).



## **14.4.7 DREQ Pin Sampling Timing**

Figures 14.13 to 14.16 show the sample timing of the DREQ input in each bus mode, respectively.



**Figure 14.13 Example of DREQ Input Detection in Cycle Steal Mode Edge Detection** 



**Figure 14.14 Example of DREQ Input Detection in Cycle Steal Mode Level Detection** 





**Figure 14.15 Example of DREQ Input Detection in Burst Mode Edge Detection** 



**Figure 14.16 Example of DREQ Input Detection in Burst Mode Level Detection** 

## **14.5 Usage Notes**

Pay attentions to the following notes when the DMAC is used.

#### **14.5.1 Module Stop**

While the DMAC is in operation, modules should not be stopped by setting MSTPCR (transition to the module standby state) .When modules are stopped, transfer contents cannot be guaranteed.

#### **14.5.2 Address Error**

When a DMA address error is occurred, after execute the following procedure, and then start a transfer.

1. Dummy read for the below listed registers.

BCR (LBSC) PCIECR (PCIC) MIM (DDRIF) INTC2B3 (INTC)

- 2. Issue the SYNCO instruction.
- 3. Set registers of all channels again. If the AE bit in DMAOR0 is set to 1, channels 0 to 5 should be set again. If the AE bit in DMAOR1 is set to 1, channels 6 to 11 should be set again.

#### **14.5.3 Notes on Burst Mode Transfer**

During a burst mode transfer, following operation should not be executed until the transfer of corresponding channel has completed.

- Frequency should not be changed.
- Transition to sleep mode should not be made.



## **14.5.4 DACK output division**

The DACK output is divided to align the data unit like the CSn output when a DMA transfer unit is divided with multiple bus cycles, for example when an 8-bit or 16-bit external device is accessed in longword units, or when an 8-bit external device is accessed in word units, and the CSn output is negated between these bus cycles.

## **14.5.5 Clear DMINT Interrupt**

To ensure that a DMINT interrupt source that should have been cleared is not inadvertently accepted again, clear the BL bit after confirming the corresponding flag in INT2B3 register becomes 0 or issue the RTE instruction.

## **14.5.6** CS **Output Settings and Transfer Size Larger than External Bus Width**

When one DMA transfer is performed by multiple bus cycles<sup>\*1</sup>, the  $\overline{\text{CSn}}$  output should be set not to negate between bus cycles\*<sup>2</sup>. For detail of settings, refer to table 11.11 to 11.14. If set the  $\overline{\text{CSn}}$ output is negated between bus cycles, the DREQ signal is not sampled correctly and malfunction may occur.

- Notes: 1. When a DMA transfer is performed with larger transfer size than the bus width. For example, performing the 16-/32-byte transfer to the 8-/16-/32-bit bus width LBSC space, longword (32-bit) transfer to the 8-/16-bit bus width LBSC space, or word (16 bit) transfer to the 8-bit bus width LBSC space. Note that except for a 32-bit access to the MPX interface. This access generates only one bus cycle (burst).
	- 2. When the  $\overline{\mathrm{CSn}}$  output is negated between bus cycles, then the DACK output is also negated between bus cycles (DACK output is also divided).

## **14.5.7 DACK Assertion and DREQ Sampling**

The DACK signal may be asserted ceaselessly during two or more times DMA transfer when the DREQ level detection with overrun 1 and the DREQ edge detection. In this case, the DMA transfer is suspended and do not perform correctly, to avoid this insert one or more idle cycle between the DMA transfer.

The transfer source is the LBSC space and the DACK is output during the read cycle:

(1) Set B'001 to B'111 (i.e., other than 000) to the IWRRD bits in CSnBCR

(2) Set B'001 to B'111 (i.e., other than 000) to the IWRRS bits in CSnBCR

The transfer destination is the LBSC space and the DACK is output during the write cycle:

(1) Set B'001 to B'111 (i.e., other than 000) to the IWW bits in CSnBCR

Note: \* The transfer source is the LBSC space and the DACK is output during the read cycle or the transfer destination is the LBSC space and the DACK is output during the write cycle. And then specifies no idle cycle (CSnBCR.IWRRD, IWRRS, IWW are cleared to B'000). Note that the case that both the transfer source and the transfer destination are the LBSC spaces, does not apply this.

Table 14.11 to 14.14 shows the register settings that whether or not the negation of the DACK output with the number of bus cycle generation of the DMA transfer. The DACK is not negated when the number of the bus cycle that generated in the DMA transfer is 1.

Note that, in the following settings, when either the transfer source or the transfer destination is the LBSC space, to avoid the DACK is asserted ceaselessly during between the two or more times DMA transfer, set B'001 to B'111 to the IWRRD, IWRRS or IWW bits in CSnBCR. In this setting, if the 16-byte DMA transfer is performed, multiple bus cycles are generated and the CSn is negated between bus cycles, the DREQ signal is not sampled correctly and malfunction may occur.





### **Table14.11 Register Settings for SRAM, Burst ROM, Byte Control SRAM Interface**





## **Table14.12 Register Settings for PCMCIA Interface**

#### **Table14.13 Register Settings for MPX Interface (Read Access)**



### **Table14.14 Register Settings for MPX Interface (Write Access)**



# Section 15 Clock Pulse Generator (CPG)

The CPG generates clocks provided to both the inside and outside of the SH7780, and controls the power-down mode function. The CPG comprises a crystal oscillator circuit, PLLs, and a divider.

## **15.1 Features**

The CPG has the following features.

• Generates SH7780 internal clocks

SH7780 internal clocks are: the CPU clock (Ick) which is used in the CPU, FPU, cache, and TLB; the SHwy clock (SHck) which is used by the SuperHyway bus; and peripheral clocks (Pck) which are used to interface with on-chip peripheral modules.

- Generates SH7780 external bus clocks. SH7780 external bus clocks are the bus clock (Bck) which is used to interface with the external devices and memory clocks (DDRck) which are used in the DDRIF.
- Selects two clock modes Selects a crystal resonator or an externally input clock as the CPG clock input.
- Changes frequencies

Changes frequencies of the internal clocks by the divider in the CPG. The divider is controlled with the frequency control register (FRQCR) set by software.

• Provides the clock stop and module standby functions in control sleep mode Control sleep mode is the CPU stop mode. In control module standby mode, specific modules can be stopped.



Figure 15.1 is a block diagram of the CPG.



**Figure 15.1 Block Diagram of CPG** 

RENESAS

The function of each block is described below.

• PLL circuit 1

PLL circuit 1 multiplies the frequency of the external crystal oscillator and the clock input on the EXTAL pin by 24.

• PLL circuit 2

PLL circuit 2 coordinates the phases of the bus clock (Bck) and the clock signal output from the CLKOUT pin that is used as the external peripheral interface clock.

• Crystal oscillator circuit

Used when a crystal resonator is connected to the XTAL and EXTAL pins. Use of the crystal oscillator circuit can be selected with the MODE8 pin.

• Divider

The divider generates the CPU clock (Ick), SuperHyway clock (SHck), on-chip peripheral module clock (Pck), DDR memory clock (DDRck), and external bus clock (Bck). The division ratio is selected by the mode pin MODE0, MODE1, MODE2, MODE7.



# **15.2 Input/Output Pins**

Table 15.1 lists the CPG pin configuration.

## **Table 15.1 CPG Pin Configuration**



Notes: 1. These pins are multiplexed with the DMAC and GPIO pins.

2. This pin is multiplexed with the SCIF0, HSPI, FLCTL and GPIO pin.



# **15.3 Clock Operating Modes**

The correspondence between settings of the mode control pins (MODE7 and MODE2 to MODE0) and clock operating modes after power-on reset is shown in table 15.2.



## **Table 15.2 Clock Operating Modes**

Note: Other than above: setting prohibited.



# **15.4 Register Descriptions**

Table 15.3 shows the CPG register configuration. Table 15.4 shows the register states in each processing mode.

## **Table 15.3 Register configuration**



Note: For MSTPCR, see section 17, Power-Down Mode.

#### **Table 15.4 Register States of CPG in Each Processing Mode**



Notes: 1. For MSTPCR, see section 17, Power-Down Mode.

 2. The initial value of FRQCR after power-on reset depends on the mode pins setting (See table 15.2).

#### **15.4.1 Frequency Control Register (FRQCR)**

FRQCR is a 32-bit readable/writable register that selects the frequency division ratio of the SuperHyway clock (SHck), the peripheral clock (Pck), the DDR clock (DDRck) and the bus clock (Bck). Refer to the clock operating mode table about the frequency multiplication ratio. FRQCR can only be accessed in longwords. FRQCR is initialized by a power-on reset via the PRESET pin and WDT over-flow.



Note: The initial values of these fields after power-on reset depend on the mode pins setting (see table 15.2).





Note: \* Bits IFC and CFC in FRQCR should be modified together.

## **15.4.2 PLL Control Register (PLLCR)**

PLLCR is a 32-bit readable/writable register that controls the clock output on the CLKOUT pin. This register can only be accessed in longwords.







# **15.5 Notes on Board Design**

**When Using Crystal Resonator:** Place the crystal resonator and capacitors close to the EXTAL and XTAL pins. To prevent induction from interfering with correct oscillation, ensure that no other signal lines cross the signal lines for these pins.



**Figure 15.2 Points for Attention when Using Crystal Resonator** 

**When Inputting External Clock from EXTAL Pin:** Make no connection to the XTAL pin.

**When Using PLL and DLL circuit:** Separate each VDD-PLL, VDD-DLL, VSS-PLL, and VSS-DLL from the other VDD and VSS lines at the board power supply source, and insert resistors (RCB and RD) and bypass capacitors (CPB and CD) close to the PLL and DLL pins as noise filters.



**Figure 15.3 Points for Attention when Using PLL and DLL Circuit** 



# Section 16 Watchdog Timer and Reset

The reset and watchdog timer (WDT) control circuit comprises the reset control unit and WDT control unit which control the power-on reset sequence and a reset for on-chip peripheral modules and external devices.

The WDT is a one-channel timer which can be used as the watchdog timer or interval timer.

# **16.1 Features**

- The watchdog timer unit monitors a system crash using a timer counting at specified intervals.
- The watchdog timer unit generates a reset for on-chip peripheral modules when a WDT overflow occurs.
- A power-on reset or a manual reset can be selectable, when a manual reset is selected, the MRESETOUT pin is asserted.
- Generates the interval timer interrupt when counter overflow occurs in interval timer mode.
- The maximum time until the watchdog timer overflows is approximately 21 seconds (when the peripheral clock Pck is 50 MHz).
- Writing to WDT-related registers is not normally allowed. A specified code in the upper bits of write data enables writing to the registers. WTCNT and WTCSR differ from other registers in being more difficult to write to. The

procedure for writing to these registers is given below.



Figure 16.1 shows a block diagram of the WDT.



**Figure 16.1 Block Diagram of WDT** 



# **16.2 Input/Output Pins**

Table 16.1 shows the pin configuration of the reset control unit.

## **Table 16.1 Pin Configuration**



Notes: 1. This pin is multiplexed with the DMAC, H-UDI and GPIO pin.

2. This pin is multiplexed with the CMT channel 1 pin.

3. This pin is multiplexed with the CMT channel 0 pin.



# **16.3 Register Descriptions**

Table 16.2 shows the registers of the reset and watchdog timer. Table 16.3 shows the register states in each processing mode.

#### **Table 16.2 Register Configuration**



#### **Table 16.3 Register States in Each Processing Mode**



#### **16.3.1 Watchdog Timer Stop Time Register (WDTST)**

WDTST is a readable/writable 32-bit register that specifies the time until a watchdog timer overflows. The time until WDTCNT overflows becomes the minimum value when set H'001 to the bits 11 to 0, and the maximum value when set H'000 to the bits 11 to 0. Use a longword access to write to the WDTST, with H'5A in the bits 31 to 24. The reading value of bits 31 to 24 is always H'00.







#### **16.3.2 Watchdog Timer Control/Status Register (WDTCSR)**

WDTCSR is a readable/writable 32-bit register that comprises the timer mode-selecting bit and overflow flags. Use a longword access to write to the WDTCSR, with H'A5 in the bits 31 to 24. The reading value of bits 31 to 24 is always H'00.







## **16.3.3 Watchdog timer Base Stop Time Register (WDTBST)**

WDTBST is a readable/writable 32-bit register that clears WDTBCNT. Use a longword write access to clear the WDTBCNT, with H'55 in the bits 31 to 24. The reading value of this register is always H'00.



#### **16.3.4 Watchdog Timer Counter (WDTCNT)**

WDTCNT is a 32-bit read-only register that comprises 12-bit watchdog timer counter and counts up on the WDTBCNT overflow signal. When WDTCNT overflows, a reset is generated in watchdog timer mode, or an interrupt is generated in interval timer mode. Writing to WDTCNT is invalid.



#### **16.3.5 Watchdog Timer Base Counter (WDTBCNT)**

WDTBCNT is a 32-bit read-only register that comprises 18-bit counter and counts up on the peripheral clock (Pck). When WDTBCNT overflows, WDTCNT is counted up and WDTBCNT is cleared to 0. Writing to WDTBCNT is invalid.


### **16.4 Operation**

### **16.4.1 Reset request**

Power-on reset and manual reset are available. These sources are follows.

### **(1) Power-on reset**

- Input low level via **PRESET** pin.
- The WDTCNT overflows when the WT/IT bit in the WTCSR is 1, and the RSTS bit is 0.
- The H-UDI reset occurs (for details, see section 30, User Debugging Interface (H-UDI)).

```
Power_on_reset() 
{ 
        EXPEVT = H'0000 0000; 
        VBR = H'0000 0000; 
       SR.MD = 1;
       SR.RB = 1;
       SR.BL = 1;SR. (IO-I3) = B'1111;SR.FD = 0; Initialize_CPU(); 
        Initialize_Module(PowerOn); 
       PC = H' A000 0000;}
```
### **(2) Manual reset**

- When a general exception other than a user break occurs while the BL bit is set to 1 in SR
- When the WDTCNT overflows while the WT/IT bit and the RSTS bit are set to 1 in WTCSR.



```
 Manual_reset() 
 { 
    EXPEVT = H'0000 0020; 
   VBR = H'0000 0000SR.MD = 1;SR.RB = 1;
   SR.BL = 1;SR.(IO-I3) = B'1111;SR.FD = 0;
    Initialize_CPU(); 
    Initialize_Module(Manual); 
    PC = H'A000 0000; 
 }
```
### **16.4.2 Using watchdog timer mode**

- 1. Set the WDTCNT overflow interval value in WDTST.
- 2. Set the WT/IT bit in WDTCSR to 1, select the type of reset with the RSTS bit.
- 3. When the TME bit in WTCSR is set to 1, the WDT count starts.
- 4. During operation in watchdog timer mode, clear to the WDTCNT or WDTBCNT periodically so that WDTCNT does not overflow. See section 16.4.5, Clearing WDT Counter for WDT counter clear method.
- 5. When the WDTCNT overflows, the WDT sets the WOVF flag in WDTCSR to 1, and generates a reset of the type specified by the RSTS bit. After reset operation, the WDTCNT and WDTBCNT continues counting again.

### **16.4.3 Using Interval timer mode**

When the WDT is operating in interval timer mode, an interval timer interrupt is generated each time the counter overflows. This enables interrupts to be generated at fixed intervals.

- 1. Set the WDTCNT overflow time in WDTST.
- 2. Clear the WT/IT bit in WDTCSR to 0.
- 3. When the TME bit in WDTCSR is set to 1, the WDT count starts.
- 4. When the WDTCNT overflows, the WDT sets the IOVF flag in WDTCSR to 1, and sends an interval timer interrupt (ITI) request to INTC. The counter continues counting.



Figure 16.2 shows a WDT counting up operation.

**Figure 16.2 WDT Counting Up Operation** 

### **16.4.4 Time for WDT Overflow**

WDTBCNT is a 18-bit up-counter operated on the peripheral clock (Pck). WDTBCNT is cleared when H'55 is set to the bits 31 to 24 in WDTBST.

If the peripheral clock frequency is 50 MHz, the WDTBCNT overflow time is approximately 5.243 ms (=  $2^{\text{A}}18$  [bit]  $\times$  1/50 [MHz]).

WDTCNT is a 12-bit counter, starts count up operation when overflow occurs in WDTBCNT. The time until WDTCNT overflows becomes the maximum value when H'000 are set to WDTST.

Where the peripheral clock frequency is 50 MHz, the maximum overflow time is approximately 21.475 s (=  $2^{12}$  [bit]  $\times$  5.243 [ms]).

And the time until WDTCNT overflows becomes the minimum value when H'001 is set to WDTST. The minimum overflow time is approximately 5.243 ms (=  $2^{\text{A}}1$  [bit]  $\times$  5.243 [ms]).

#### **16.4.5 Clearing WDT Counter**

Writing H'55 to WDTBST with longword access clears WDTBCNT and writing the overflow setting value to WDTST clears WDTCNT.

### **16.5 Status Pin Change Timing during Reset**

### **16.5.1 Power-On Reset by PRESET**

A power-on reset is to initialize the on-chip PLL circuit when this LSI goes to the power-on reset state by the PERSET pin low level input and then it is necessary to ensure the synchronization settling time of the PLL circuit. Therefore, do not input high level to the PRESET pin during the synchronization settling time of the PLL. The PLL synchronization settling time is the total value of the PLL1 synchronization settling time and the PLL2 synchronization settling time.

After the PRESET pin input level is changed from low level to high level, the reset state is continued during the reset holding time in the LSI. The reset holding time is 20 clock cycles of the XTAL clock and thereafter equal to or more than 45 clock cycles of the peripheral clock (Pck).

The STATUS [1:0] pins output timing that indicates the reset state is asynchronous, and that indicates a normal operation is synchronous with the peripheral clock (Pck) and asynchronous with both the XTAL clock and the CLKOUT pin output clock.

#### **Turning On Power Supply**

When turning on the power supply, the PRESET pin input level should be low level. And the TRST pin input level should be low level to initialize the H-UDI.





**Figure 16.3 STATUS Output during Power-on** 

### PRESET **input during normal operation**

It is necessary to ensure the PLL synchronization settling time when the PRESET input during normal operation.



**Figure 16.4 STATUS Output by Reset input during Normal Operation** 

### PRESET **input during Sleep Mode**

It is necessary to ensure the PLL oscillation time when power-on reset generates by the PRESET pin low revel input during sleep mode.



**Figure 16.5 STATUS Output by Reset input during Sleep Mode** 

### **16.5.2 Power-On Reset by Watchdog Timer Overflow**

The transition time from the watchdog timer overflowed to the power-on reset state (watchdog timer reset setup time) is 1 clock cycle of the XTAL clock and thereafter equal to or more than 5 clock cycles of the peripheral clock (Pck).

The power-on reset time (watchdog timer reset holding time) by the watchdog timer overflowed is 3774 clock cycles of the XTAL clock and thereafter equal to or more than 45 clock cycles of the peripheral clock (Pck).

The STATUS [1:0] pins output timing that indicates the reset state or a normal operation is asynchronous with both the XTAL clock and the CLKOUT pin output clock because the STATUS [1:0] pins output timing is synchronous with the peripheral clock (Pck).





#### **Power-On Reset by Watchdog timer Overflowed in Normal Operation**



#### **Power-On Reset by Watchdog timer Overflowed in Sleep Mode**



**Figure 16.7 STATUS Output by Watchdog timer overflow Power-On Reset during Sleep Mode** 



### **16.5.3 Manual Reset by Watchdog Timer Overflow**

The transition time from watchdog timer overflowed to manual reset state (watchdog timer reset setup time) is 1 clock cycle of the XTAL clock and thereafter equal to or more than 5 clock cycles of the peripheral clock (Pck).

The manual reset time (watchdog timer manual reset holding time) by the watchdog timer overflowed is equal to or more than 3774 clock cycles of the XTAL clock.

The STATUS [1:0] pins output timing that indicates the reset state or a normal operation is asynchronous with both the XTAL clock and the CLKOUT pin output clock because the STATUS [1:0] pins output timing is synchronous with the peripheral clock (Pck).

#### **Manual Reset by Watchdog timer Overflowed in Normal Operation**



**Figure 16.8 STATUS Output by Watchdog timer overflow Manual Reset during Normal Operation** 



#### **Manual Reset by Watchdog timer Overflowed in Sleep Mode**

**Figure 16.9 STATUS Output by Watchdog timer overflow Manual Reset during Sleep Mode** 





# Section 17 Power-Down Mode

In power-down modes, some of the on-chip peripheral modules and the CPU functions are halted, enabling power consumption to be reduced.

### **17.1 Features**

The SH7780 power-down mode has the following features.

- Supports sleep mode and module standby mode
- Supports RTC power supply backup mode where the power supply for only the RTC is held and other power supplies are turned off
- Supports DDR-SDRAM power supply backup mode where the power supply for only the 2.5- V power supplied modules are held and other power supplies are turned off

### **17.1.1 Types of Power-Down Modes**

The types and functions of power-down modes are as shown below.

- Sleep mode
- Module standby state
- RTC power supply backup mode
- DDR-SDRAM power supply backup mode

Table 17.1 lists the conditions needed to make a transition from the program execution state to a power-down mode, states of the CPU and on-chip peripheral modules in each mode, and methods to leave each power-down mode.



### **Table 17.1 Power-Down Modes**



Notes: 1. Because power supplies (1.25 V and 3.3 V) other than the 2.5V power supply are stopped in this mode, only the I/Os of the DDRIF continue to operate. Modules including the DDRIF stop operating and do not hold register information.

- 2. Because power supplies (1.25 V, 2.5 V, and 3.3 V) other than the RTC power supply are stopped in this mode, modules other than the RTC stop operating and do not hold register information.
- 3. Satisfy both transition conditions when both backups by the RTC and DDR-SDRAM power supplies are necessary.
- 4. Do not input signals to I/O pins while the I/O power supply (VDDQ) is stopped.

# **17.2 Input/Output Pins**

Table 17.2 shows the pin configuration of the Power-Down Modes.

### **Table 17.2 Pin Configuration**



Note: These pins are multiplexed with the CMT pins.

# **17.3 Register Descriptions**

Table 17.3 shows the register configuration for power-down mode. Table 17.4 shows the register states in each processing mode.

### **Table 17.3 Register configuration**



### **Table 17.4 Register States in Each Processing Mode**





### **17.3.1 Standby Control Register (MSTPCR)**

MSTPCR is a 32-bit readable/writable register that can individually start or stop the module assigned to each bit.

MSTPCR can be accessed only in longwords.







Note: If the sleep instruction is issued or the operating frequency is changed, note the below (1) and (2), when the DMAC module proceed to its module standby mode.

(1) Set to 1 DMAC bit in MSTPCR bit 21 after confirm the DMA transfer has finished.

 (2) Perform two dummy read operations for MSTPR before the sleep instruction is issued or the operating frequency is changed.



### **17.4 Sleep Mode**

#### **17.4.1 Transition to Sleep mode**

A transition to the sleep mode is made by executing the SLEEP instruction in the program execution state. Although the CPU stops operating after execution of the SLEEP instruction, the contents of the CPU registers are held.

On-chip peripheral modules other than the CPU continue to operate and the clock continues to be output on the CLKOUT pin.

In sleep mode, a high-level signal is output at the STATUS1 pin, and a low-level signal at the STATUS0 pin.

#### **17.4.2 Cancellation of Sleep Mode**

The sleep mode is canceled by an interrupt (NMI, IRQ/IRL[7:0], or on-chip modules) and a reset.

Since an interrupt is accepted in sleep mode even if the BL bit in SR is set to 1, save the contents of SPC and SSR to the stack before executing the SLEEP instruction when necessary.

**Cancellation by Interrupt:** The sleep mode can be canceled with an NMI, IRQ/IRL[7:0], or onchip module interrupt, and the interrupt exception handling then starts. A corresponding code to the interrupt is stored in INTVENT.

**Cancellation by Reset:** The sleep mode is canceled with a power-on reset by the PRESET pin, a power-on reset by a watchdog timer overflow, or a manual reset.



### **17.5 Module Standby State**

This LSI supports the module standby state, where the clock supplied to on-chip modules is stopped.

### **17.5.1 Transition to Module Standby Mode**

Setting a corresponding bit in the standby control register (MSTPCR) to 1 will stop the clock supply.

Modules in module standby state keep the state immediately before the transition to the module standby state. The registers keep the contents before halted, and the external pins keep the functions before halted. At waking up from the module standby state, operation is restarted from the condition immediately before the registers and external pins have halted.

Note: Make sure to set the MSTP bit to 1 while the modules have completed the operation and are in an idle state, with no interrupt sources from the external pins or other modules.

### **17.5.2 Cancellation of Module Standby Mode and Resume**

The module standby mode can be canceled by clearing a corresponding bit in the standby control register (MSTPCR) to 0.



# **17.6 DDR-SDRAM Power Supply Backup**

### **17.6.1 Self-Refresh and Initialization**

To preserve the contents of the DDR-SDRAM with battery backup, make sure that the DDR-SDRAM is in the self-refresh mode before turning off the system power supply. When the system power supply is turned on, whether initialization of the DDR-SDRAM and cancellation of the selfrefresh mode is needed will depend on whether the DDR-SDRAM has been in self-refresh mode or has not been initialized. Both a transition to and a cancellation of the self-refresh mode are done for the DDR-SDRAM by a command.

**RMODE Bit:** Bit 33 in MIM. The initial value is 0. Setting this bit to 1 after setting the DRE bit in MIM to 1 causes the DDRIF to start the sequence for a transition to the self-refresh mode. For details, see section 12.5.5 (1), Self-Refresh Mode.

**SMS Bits:** Bits 2 to 0 in SCR. SMS = B'011. These bits are used to assert the CKE signal (high) and to cancel the self-refresh mode with the DESL command.

BKPRST **Signal:** To prevent the CKE signal from being unstable when turning on or off the LSI power supply, the BKPRST signal must be driven to low in synchronization with turning the LSI power supply on or off. The BKPRST signal must be kept low while the system power supply is turned off.





### **17.6.2 DDR-SDRAM Backup Sequence when Turning Off System Power Supply**

The sequence when the system power supply is turned off is shown below.

Figure 17.1 shows the sequence of a transition to the self-refresh mode to turn off the system power supply.

- (A) Confirm that all transactions of the DDRIF by on-chip peripheral modules are completed.
- (B) Issue the all bank precharge command (PREALL) with bits SMS2 to SMS0 in SCR by software. Activated banks will be closed. After that, issue the auto-refresh command (REFA) with bits SMS in SCR to perform refresh on all rows.
- (C) Specify the DRE and RMODE bits in MIM of the DDRIF to put the SDRAM into the selfrefresh mode. At this time, keep the DCE bit set to 1. The self-refresh command will be automatically issued and the CKE signal will be driven to low by the DDRIF. After that, the DDR-SDRAM will automatically enter the power-down mode.
- (D) The SELFS bit in MIM is set to 1.
- (E) Drive the BKPRST signal from high to low. Immediately after the system power supply is turned off, the CKE output may be unstable. Before turning off the system power supply, use the external BKPRST signal to keep the CKE signal input of the DDR-SDRAM low until canceling the power-on reset as shown in figure 17.1.
- (F) Turn off the system power supply (1.25 V and 3.3 V).

Note that in the transition from auto-refresh state to self-refresh state, the current auto-refresh state should have been finished or been disabled before the transition.

After the system power supply is turned on, the CKE output may remain unstable until the clock is supplied after the LSI power supply has become stable. Use the external BKPRST signal to keep the CKE signal input of the DDR-SDRAM low until canceling the power-on reset as shown in figure 17.1.





**Figure 17.2 Sequence for Turning Off System Power Supply in Self-Refresh Mode** 



# **17.7 RTC Power Supply Backup**

### **17.7.1 Transition to RTC Power Supply Backup**

To turn on the RTC battery backup with the system power supply turned off, assert the XRTCSTBI signal before the voltage of the VDD (1.25V) power supply starts to drop. This function can be used to reduce the VDD current. When the RTC clock is supplied to the RTC crystal oscillator, each counter of the RTC is still being counted up while the VDD power supply is not being supplied.

### **17.7.2 Cancellation of RTC Power Supply Backup**

The RTC power supply backup mode is cancelled by a power-on reset. Even if an interrupt occurs during the RTC power supply backup mode, it is invalid because of the power-on reset. The cancellation procedure is as follows.

- 1. The PRESET signal is low before the VDD power supply starts.
- 2. Negate the XRTCSTBI signal after the VDD becomes stable and ensure the power-on oscillation settling time to prevent the LSI from being damaged by the transient current caused of the VDD-RTC (3.3V) being supplied.
- 3. Keep the PRESET low until the RTC has been reset, and then negate the PRESET signal.

Table 17.5 shows the pin configuration related to power-down modes.









**Figure 17.3 Sequence for Turning System Power Supply On/Off** 



# **17.8 Mode Transitions**

Figure 17.4 shows the mode transitions.



**Figure 17.4 Mode Transition Diagram** 



### **17.9 STATUS Pin Change Timing**

### **17.9.1 In Reset**

Refer to section 16.5, Status Pin Change Timing during Reset.

#### **17.9.2 In Sleep**

Figure 17.5 shows the state of output pins in sleep mode.



**Figure 17.5 Status Pins Output from Sleep to Interrupt** 



# Section 18 Timer Unit (TMU)

This LSI includes an on-chip 32-bit timer unit (TMU), which has six channels (channels 0 to 5).

### **18.1 Features**

The TMU has the following features.

- Auto-reload type 32-bit down-counter provided for each channel
- Input capture function provided in channel 2
- Selection of rising edge or falling edge as external clock input edge when external clock is selected or input capture function is used for each channel
- 32-bit timer constant register for auto-reload use, readable/writable at any time, and 32-bit down-counter provided for each channel
- Selection of seven counter input clocks: Channel 0 to 2 RTC clock (RTCCLK) and five peripheral clocks (Pck/4, Pck/16, Pck/64, Pck/256, and Pck/1024) (Pck is the peripheral clock).
- Selection of six counter input clocks: Channel 3 to 5 RTC clock (RTCCLK) and five peripheral clocks (Pck/4, Pck/16, Pck/64, Pck/256, and Pck/1024) (Pck is the peripheral clock).
- Two interrupt sources

One underflow source (each channel) and one input capture source (channel 2).



Figure 18.1 shows a block diagram of the TMU.



**Figure 18.1 Block Diagram of TMU** 

RENESAS

## **18.2 Input/Output Pins**

Table 18.1 shows the TMU pin configuration.

### **Table 18.1 Pin Configuration**



Note: This pin is multiplexed with the LBSC and GPIO pins.



### **18.3 Register Descriptions**

Table 18.2 shows the TMU register configuration. Table 18.3 shows the register states in each processing mode.

### **Table 18.2 Register Configuration**





### **Table 18.3 Register States in Each Processing Mode**



### **18.3.1 Timer Output Control Register (TOCR)**

TOCR is an 8-bit readable/writable register that specifies whether external pin TCLK is used as the external clock or input capture control input pin, or as the on-chip RTC output clock output pin.







### **18.3.2 Timer Start Register (TSTR0, TSTR1)**

TSTR is an 8-bit readable/writable register that specifies whether TCNT in each channel is operated or stopped.

• TSTR0







• TSTR1





### **18.3.3 Timer Constant Register (TCORn) (n = 0 to 5)**

The TCOR registers are 32-bit readable/writable registers. When a TCNT counter underflows while counting down, the TCOR value is set in that TCNT, which continues counting down from the set value.



#### **18.3.4 Timer Counter (TCNTn) (n = 0 to 5)**

The TCNT registers are 32-bit readable/writable registers. Each TCNT counts down on the input clock selected by the TPSC2 to TPSC0 bits in TCR.

When a TCNT counter underflows while counting down, the UNF flag is set in TCR of the corresponding channel. At the same time, the TCOR value is set in TCNT, and the count-down operation continues from the set value.





### **18.3.5 Timer Control Registers (TCRn) (n = 0 to 5)**

The TCR registers are 16-bit readable/writable registers. Each TCR selects the count clock, specifies the edge when an external clock is selected, and controls interrupt generation when the flag indicating TCNT underflow is set to 1. TCR2 is also used for input capture control and control of interrupt generation in the event of input capture.



### • TCR0, TCR1, TCR3, TCR4 and TCR5

#### • TCR2









Notes: X: Don't care

- 1. Reserved bit in channel 0 or 1 (initial value is 0, and can only be read).
- 2. Writing 1 does not change the value; the previous value is retained.
- 3. Do not set in channels 3, 4, and 5.

#### **18.3.6 Input Capture Register 2 (TCPR2)**

TCPR2 is a 32-bit read-only register for use with the input capture function, provided only in channel 2. The input capture function is controlled by means of the ICPE and CKEG bits in TCR2. When input capture occurs, the TCNT2 value is copied into TCPR2. The value is set in TCPR2 only when the ICPF bit in TCR2 is 0.



RENESAS
# **18.4 Operation**

Each channel has a 32-bit timer counter (TCNT) and a 32-bit timer constant register (TCOR). Each TCNT performs count-down operation. The channels have an auto-reload function that allows cyclic count operations, and can also perform external event counting. Channel 2 also has an input capture function.

# **18.4.1 Counter Operation**

When one of bits STR0 to STR2 in TSTR is set to 1, the TCNT for the corresponding channel starts counting. When TCNT underflows, the UNF flag in TCR is set. If the UNIE bit in TCR is set to 1 at this time, an interrupt request is sent to the CPU. At the same time, the value is copied from TCOR into TCNT, and the count-down continues (auto-reload function).

# **(1) Example of Count Operation Setting Procedure**

Figure 18.2 shows an example of the count operation setting procedure.









#### **(2) Auto-Reload Count Operation**

Figure 18.3 shows the TCNT auto-reload operation.



**Figure 18.3 TCNT Auto-Reload Operation** 

#### **(3) TCNT Count Timing**

• Operating on internal clock

Any of five count clocks (Pck/4, Pck/16, Pck/64, Pck/256, or Pck/1024) scaled from the peripheral clock can be selected as the count clock by means of the TPSC2 to TPSC0 bits in TCR.

Figure 18.4 shows the timing in this case.



**Figure 18.4 Count Timing when Operating on Internal Clock** 





• Operating on external clock

In channels 0, 1, and 2, the external clock pin (TCLK) input can be selected as the timer clock by means of the TPSC2 to TPSC0 bits in TCR. The detected edge (rising, falling, or both edges) can be selected with the CKEG1 and CKEG0 bits in TCR.

Figure 18.5 shows the timing for both-edge detection.



**Figure 18.5 Count Timing when Operating on External Clock** 

• Operating on on-chip RTC output clock The on-chip RTC output clock can be selected as the timer clock by means of the TPSC2 to TPSC0 bits in TCR.

Figure 18.6 shows the timing for both-edge detection.



**Figure 18.6 Count Timing when Operating on on-chip RTC output Clock** 



## **18.4.2 Input Capture Function**

Channel 2 has an input capture function.

The procedure for using the input capture function is as follows:

- 1. Use bits TPSC2 to TPSC0 in TCR to set an internal clock as the timer operating clock.
- 2. Use bits IPCE1 and IPCE0 in TCR to specify use of the input capture function, and whether interrupts are to be generated when this function is used.
- 3. Use bits CKEG1 and CKEG0 in TCR to specify whether the rising or falling edge of the TCLK pin is to be used to set the TCNT value in TCPR2.

When input capture occurs, the TCNT2 value is set in TCPR2 only when the ICPF bit in TCR2 is 0. A new DMAC transfer request is not generated until processing of the previous request is finished.

Figure 18.7 shows the operation timing when the input capture function is used (with TCLK rising edge detection).



**Figure 18.7 Operation Timing when Using Input Capture Function** 



# **18.5 Interrupts**

There are seven TMU interrupt sources: underflow interrupts and the input capture interrupt when the input capture function is used. Underflow interrupts are generated on each of the channels, and input capture interrupts on channel 2 only.

An underflow interrupt request is generated (for each channel) when both the UNF bit and the interrupt enable bit (UNIE) for that channel are set to 1.

When the input capture function is used and an input capture request is generated, an interrupt is requested if the ICPF bit in TCR2 is 1 and the input capture control bits (ICPE1 and ICPE0) in TCR2 are both set to 11.

The TMU interrupt sources are summarized in table 18.4.

**Table 18.4 TMU Interrupt Sources** 

<b>Channel</b>	<b>Interrupt Source</b>	<b>Description</b>
$\Omega$	<b>TUNIO</b>	Underflow interrupt 0
	<b>TUNI1</b>	Underflow interrupt 1
2	TUNI2	Underflow interrupt 2
	TICPI2	Input capture interrupt 2
3	<b>TUNI3</b>	Underflow interrupt 3
4	TUNI4	Underflow interrupt 4
5	TUNI5	Underflow interrupt 5

# **18.6 Usage Notes**

### **18.6.1 Register Writes**

When writing to a TMU register, timer count operation must be stopped by clearing the start bit (STR5 to STR0) for the relevant channel in TSTR.

Note that TSTR can be written to, and the UNF and ICPF bits in TCR can be cleared while the count is in progress. When the flags (UNF and ICPF) are cleared while the count is in progress, make sure not to change the values of bits other than those being cleared.

# **18.6.2 Reading from TCNT**

Reading from TCNT is performed synchronously with the timer count operation. Note that when the timer count operation is performed simultaneously with reading from a register, the synchronous processing causes the TCNT value before the count-down operation to be read as the TCNT value.

### **18.6.3 Reset RTC Frequency Divider Circuit**

When selecting the output clock of the on-chip RTC for the count clock, reset the RTC frequency divider circuit.

# **18.6.4 External Clock Frequency**

Ensure that the external clock (TCLK) input frequency for channels 0, 1 and 2 does not exceed  $Pck/4$ 





# Section 19 Compare Match Timer (CMT)

This LSI includes the 32-bit compare match timer, which has four channels (channel 0 to 3).

There are two mode of operation: one is four channels 32-bit free running timer mode that has common 32-bit free running time base and the other is four channels 16-bit timer/counter mode that operates as four channels timer or counter individually.

# **19.1 Features**

- 32-bit free-running timer mode Four channels free-running timer.
- Two channels of output compare or input capture (channel 0 and 1)
- 16-bit timer/counter mode
	- Four channels 16-bit timer

Two channels of output compare or input capture (channel 0 and 1)

Up-counter (channel 0 and 1)

Updown-counter (only channel 0)

Rotary switches operation supported

- Interrupt on capture, compare, and overflow
- Programmable timer clock
- Programmable pin/edge polarity (channel 0 and 1)



Figure 19.1 shows a block diagram of the CMT.



**Figure 19.1 Block Diagram of CMT** 

# **19.2 Input/Output Pins**

Table 19.1 shows the CMT pin configuration.

#### **Table 19.1 Pin Configuration**



Note: These pins are multiplexed with the STATUS0 and STATUS1 pins.

# **19.3 Register Descriptions**

Table 19.2 shows the CMT register configuration. Table 19.3 shows the register states in each processing mode.

#### **Table 19.2 Register Configuration**







### **Table 19.3 Register States of CMT in Each Processing Mode**

#### **19.3.1 Configuration Register (CMTCFG)**

CMTCFG is a 32-bit readable/writable register. The possible operations for a pin are timer compare, timer input capture, up or down count, and capture input, where one pin is used for capture while the second is used to enable the count.











Note: \* When these channels be used, be sure to set up values other than setting prohibited.



#### **19.3.2 Free-Running Timer (CMTFRT)**

CMTFRT is a 32-bit read only register that is the common time base of the capture/compare register (channel 0, 1) and compare register (channel 2, 3) in 32-bit free-running timer (FRT) mode.



#### **19.3.3 Control Register (CMTCTL)**

CMTCTL is a 32-bit readable/writable register that controls interrupts, makes settings for the clocks, and selects the operating mode.



RENESAS







RENESAS



Note: \* The source clock is the peripheral clock (Pck). The clock which divided from the source clock is the timer/counter resolution of the channel.

#### **19.3.4 Interrupt Status Register (CMTIRQS)**

CMTIRQS, once set, can only be cleared by a write. Writing 0 to these bits clears the interrupt status bits. These conditions only create an interrupt if the relevant interrupt enable bit is set.







#### **19.3.5 Channels 0 to 3 Time Registers (CMTCH0T to CMTCH3T)**

In output compare mode, these registers specify the value to be compared with the free-running timer. In input capture mode, this register stores the free-running timer values or the 16-bit timer values on the active edge of the input. Every time an edge is detected, these registers are updated and the new captured value will be saved.



#### **19.3.6 Channels 0 to 1 Stop Time Registers (CMTCH0ST to CMTCH1ST)**

In output compare mode, these registers specify the value to be compared with the free-running timer. When clearing the STCn bit in CMTCTL, the output state that specifies by CMTCFG is inverted when CMTFRT value is reached to the setting value of CMTCHnT.





#### **19.3.7 Channels 0 to 3 Counters (CMTCH0C to CMTCH3C)**

Each channel register indicates the current value of the timer/counter. Writing to this register, it can be set the timer counter. When reading this register, the timer/counter value is not affected.





# **19.4 Operation**

The CMT has two operation modes: one is four channels free-running timer that operates with the common time base of 32-bit free-running timer operating between approximately 1.5MHz (Pck/32 selected at Pck = 50MHz) to 30kHz (Pck/1024 selected at Pck =  $33MHz$ ). The other is 16-bit timer/counter that operating as two channels 16-bit timer/counter and two channels 16-bit timer. When operating as the timer, it can be selectable input capture or output compare. They differ from the free-running timer mode that they are initialized to H'0000 when capture input or compare match occurs on that channel.

#### **19.4.1 Edge Detection**

The timers and counters are based on edge detection on the input pins. An active edge can be selectable by setting CMTCFG to be a rising edge, falling edge, or both edges. In addition, the edge detection logic can operate in rotary switch operation where the combination of two inputs indicates whether the switch has been turned right or left and the updown counter is incremented or decremented. The edge detection input can either work independently for the timers or the upcounters or can work as pairs to indicate up and down to the updown-counters.

In order for an edge to be detected, the input pulse to the CMT\_CTR pin must last for at least two cycles of the clock divided from the peripheral clock (Pck) for that channel, as shown in figure 19.2.



**Figure 19.2 Edge Detection (example of rising edge)** 



#### **19.4.2 32-Bit Timer: Input Capture**

When rising edge or falling edge is detected while the timer CMTFRT is operating, the value of CMTFRT is captured in the corresponding CMTCHnT  $(n = 1, 0)$ . Then the IEn flag in CMTIRQS is set to 1 and the interrupt is generated when the IEEn bit in CMTCTL is set to 1.



**Figure 19.3 32-Bit Timer Mode: Input Capture (channel 1 and channel 0)** 



**Figure 19.4 32-bit Timer mode: Input Capture Operation Timing** 

RENESAS

<b>Register</b>	<b>Bit</b>	<b>Settings</b>
<b>CMTCFG</b>	31 t o 12	All 0
	11 to $8$	Arbitrary value (pin setting of each channel)
	7.6	All 0
	5	1 (32-bit free-running timer)
	$4$ to 0	All 0
<b>CMTCTL</b>	31 to 18	All 0
	17, 16	Arbitrary value (edge interrupt setting of each channel)
	15 t o 10	All 0
	9, 8	Arbitrary value (clock setting of FRT)
	7 to 2	All 0
	1, 0	All 0 (input capture mode setting of all channels)

**Table 19.4 32-bit Timer Mode: Example of Input Capture Setting** 

#### **19.4.3 32-Bit Timer: Output Compare**

When the value of the CMTFRT matches value of CMTCHnT plus 1 while the timer CMTFRT is operating, the CMT\_CTR output state becomes equal to the setting of the ED1 and ED0 bits in CMTCFG. Then the ICn flag in CMTIRQS is set to 1 and the interrupt is generated when the ICEn bit in CMTCTLis set to 1.

The CMT\_CTR output is being asserted until the value of CMTFRT matches CMTCHnT plus 1 or CMTCHnT plus H'8000 0001 while the timer CMTFRT is operating.

The CMT CTR pin can be set to not active state by setting the STCn bit in CMTCTL.

Note that channels 2 and 3 do not have the output pin, use as the interval timer to generate an interrupt with regular period.







**Figure 19.5 CMT\_CTRn Assert Timing (channel 0 and 1)** 



**Figure 19.6 32-Bit Timer Mode: Output Compare (channel 1 and channel 0)** 

RENESAS



#### **Figure 19.7 32-bit Timer Mode: Output Compare Operation Timing (Example of High output in Active and Not Active by CMTCHnST)**



**Figure 19.8 32-bit Timer Mode: Output Compare Operation Timing (Example of High output in Active and Not Active by CMTFRT)** 





# **Table 19.5 32-bit Timer Mode: Example of Output Compare Setting**



# **19.4.4 16-Bit Timer: Input Capture**

When rising edge or falling edge is detected while the timer CMTCH0C is operating, the value of CMTCHnC ( $n = 0, 1$ ) is captured in the corresponding CMTCHnT ( $n = 1, 0$ ). Then the IEn flag in CMTIRQS is set to 1 and the interrupt is generated when the IEEn bit in CMTCTL is set to 1.

Each channel timer overflowed after the timer is counting up at H'FFFF that is the value of CMTCHnC  $(n = 1, 0)$ . Then the IOn flag in CMTIRQS is set to 1 and the interrupt is generated when the IOEn bit in CMTCTL is set to 1.

The 16-bit timer CMTCHnC ( $n = 1, 0$ ) is initialized to H'0000 when the TEn ( $n = 1, 0$ ) bit in CMTCL is cleared to 0 or an input capture occurs.



**Figure 19.9 16-Bit Timer Mode: Input Capture (channel 1 and channel 0)** 





**Figure19.10 16-Bit Timer Mode: Input Capture Operation Timing** 





# **19.4.5 16-Bit Timer: Output Compare**

When the value of CMTCHnC  $(n = 1, 0)$  matches the lower 16-bit of CMTCHnT while the timer CMTCH0C is operating, the output is inverted. Then the ICn flag in CMTIRQS is set to 1 and the interrupt is generated when the ICEn bit in CMTCTL is set to 1. However, when the lower 16-bit of time register CMTCHnT is H'0000, the compare match does not occur.

Each channel timer overflowed after the timer is counting up at H'FFFF that is the value of CMTCHnC  $(n = 3 to 0)$ . Then the IOn flag in CMTIRQS is set to 1 and the interrupt is generated when the IOEn bit in CMTCTL is set to 1.

The 16-bit timer CMTCHnC ( $n = 3$  to 0) is initialized to H'0000 when the TEn ( $n = 1, 0$ ) bit in CMTCL is cleared to 0 or a compare match occurs.

Note that channels 2 and 3 do not have the output pin, use as the interval timer to generate an interrupt with regular period.



**Figure 19.11 16-Bit Timer Mode: Output Compare (CMT\_CTR pins are available for channel 1 and channel 0)** 





**Figure19.12 16-Bit Timer Mode: Output Compare Operation Timing** 





# **19.4.6 Counter: Up-counter**

When rising edge or falling edge of the CMT\_CTR input signal is detected at the rising edge of each channel operation clock, the channel counter CMTCHnC value is captured in the corresponding CMTCHnT ( $n = 1, 0$ ) and that counter is counted up. Then the IEn flag in CMTIRQS is set to 1 and the interrupt is generated when the IEEn bit in CMTCTL is set to 1.

And each channel counter overflowed, the IOn flag in CMTIRQS is set to 1 and the interrupt is generated when the IOEn bit in CMTCTL is set to 1.

The counter CMTCHnC  $(n = 1, 0)$  is initialized to H'0000 when the TEn  $(n = 1, 0)$  bit in CMTCL is cleared to 0 or an input capture occurs.



**Figure 19.13 Up-Counter Mode (channel 1 and channel 0)** 



**Figure 19.14 Up-counter Mode Operation Timing** 





# **Table 19.8 Setting Example of Up-counter Mode**

# **19.4.7 Counter: Updown-counter**

Channel 0 can be used as an updown-counter. However, the CMT\_CRT1 pin is to connect to the channel 0, the channel 1 timer/counter needs to be disabled.

When rising edge or falling edge of the CMT\_CTR input signal is detected at the rising edge of the channel 0 operation clock, the channel counter CMTCH0C is counted up or down. Then the IEn flag in CMTIRQS is set to 1 and the interrupt is generated when the IEEn bit in CMTCTL is set to 1. If both the count up pin (CMT\_CTR0) and count down pin (CMT\_CTR1) detect rising edge or falling edge, the counter value is not updated but the IEn bit in CMTIRQS is set to 1.

And the counter CMTCH0C overflowed or underflowed, the IO0 flag in CMTIRQS is set to 1 and the interrupt is generated when the IOE0 bit in CMTCTL is set to 1.

The counter CMTCH0C is initialized to H'0000 when the TE0 bit in CMTCL is cleared to 0.



**Figure 19.15 Updown-Counter Mode (only channel 0)** 



**Figure 19.16 Updown-Counter Mode: Countdown Operation Timing (only channel 0)** 





# **Table 19.9 Setting Example of Updown-counter Mode**
#### **19.4.8 Counter: Rotary Switch Operation of Updown-counter**

The Updown-counter can operate as a rotary switch. When the falling edge of the control pin is detected and then the data pin input level is low, the counter is counted up, or the data pin input level is high, the counter is counted down. Then the timer is counted up, the IE0 flag in CMTIRQS is set to 1, or the timer is counted down, the IE1 flag in CMTIRQS is set to 1 and the interrupt is generated when the IEEn bit in CMTCTL is set to 1. If both the count up and count down are detected, both the IE0 and the IE1 flags are set to 1 and the counter CMTCH0C is updated by the most recently detected edge.



**Figure 19.17 Rotary Switch Operation Count-Up Timing** 



**Figure 19.18 Rotary Switch Operation Count-Down Timing** 





#### **Table 19.10 Setting Example of Updown-counter Mode**

#### **19.4.9 Interrupts**

The CMT has three interrupt sources: the overflow, compare and edge. However, only one interrupt request is assigned for the CMT, it cannot be identified by the request.

#### **Table 19.11 CMT Interrupt Setting**



# Section 20 Realtime Clock (RTC)

The SH7780 includes an on-chip realtime clock (RTC) and a 32.768 kHz crystal oscillator for use by the RTC.

# **20.1 Features**

The RTC has the following features.

• Clock and calendar functions (BCD display)

Counts seconds, minutes, hours, day-of-week, days, months, and years.

• 1 to 64 Hz timer (binary display)

The 64 Hz counter register indicates a state of 64 Hz to 1 Hz within the RTC frequency divider

- Start/stop function
- 30-second adjustment function
- Alarm interrupts

Comparison with second, minute, hour, day-of-week, day, month, or year can be selected as the alarm interrupt condition

• Periodic interrupts

An interrupt period of 1/256 second, 1/64 second, 1/16 second, 1/4 second, 1/2 second, 1 second, or 2 seconds can be selected

• Carry interrupt

Carry interrupt function indicating a second counter carry, or a 64 Hz counter carry when the 64 Hz counter is read

• Automatic leap year adjustment



#### **20.1.1 Block Diagram**



Figure 20.1 shows a block diagram of the RTC.

**Figure 20.1 Block Diagram of RTC** 

# **20.2 Input/Output Pins**

Table 20.1 shows the RTC pins.

## **Table 20.1 RTC Pins**



Notes: 1. This pin is multiplexed with the LBSC and GPIO pins.

2. Power must be supplied to the RTC power supply pins even when the RTC is not used.



# **20.3 Register Descriptions**

Table 20.2 shows the RTC registers. Table 20.3 shows the register states in each processing mode.

## **Table 20.2 RTC Registers**



			Power-on		
<b>Register Name</b>	<b>Abbreviation Initial Value</b>		Reset	<b>Manual Reset</b>	Sleep
64 Hz counter	R64CNT	Undefined	Counts	Counts	Counts
Second counter	<b>RSECCNT</b>	Undefined	Counts	Counts	Counts
Minute counter	<b>RMINCNT</b>	Undefined	Counts	Counts	Counts
Hour counter	<b>RHRCNT</b>	Undefined	Counts	Counts	Counts
Day-of-week counter	<b>RWKCNT</b>	Undefined	Counts	Counts	Counts
Day counter	<b>RDAYCNT</b>	Undefined	Counts	Counts	Counts
Month counter	<b>RMONCNT</b>	Undefined	Counts	Counts	Counts
Year counter	<b>RYRCNT</b>	Undefined	Counts	Counts	Counts
Second alarm register	<b>RSECAR</b>	Undefined <sup>*1</sup>	Initialized $*$ <sup>1</sup>	Retained	Retained
Minute alarm register	<b>RMINAR</b>	Undefined $*$ <sup>1</sup>	Initialized $*$ <sup>1</sup>	Retained	Retained
Hour alarm register	<b>RHRAR</b>	Undefined $*^1$	Initialized <sup>*1</sup>	Retained	Retained
Day-of-week alarm register	<b>RWKAR</b>	Undefined $*$ <sup>1</sup>	Initialized <sup>*1</sup>	Retained	Retained
Day alarm register	<b>RDAYAR</b>	Undefined $*$ <sup>1</sup>	Initialized <sup>*1</sup>	Retained	Retained
Month alarm register	<b>RMONAR</b>	Undefined $*$ <sup>1</sup>	Initialized <sup>*1</sup>	Retained	Retained
RTC control register 1	RCR <sub>1</sub>	$H'00^{*3}$	Initialized	Initialized	Retained
RTC control register 2	RCR <sub>2</sub>	$H'09^{*4}$	Initialized	Initialized <sup>*2</sup>	Retained
RTC control register 3	RCR <sub>3</sub>	H'00	Initialized	Retained	Retained
Year alarm register	<b>RYRAR</b>	Undefined	Retained	Retained	Retained

**Table 20.3 Register States of RTC in Each Processing Mode** 

Notes: 1. The ENB bit in each register is initialized.

2. Bits other than the RTCEN bit and START bit are initialized.

3. The value of the CF bit and AF bit is undefined.

4. The value of the PEF bit is undefined.



## **20.3.1 64 Hz Counter (R64CNT)**

R64CNT is an 8-bit read-only register that indicates a state of 64 Hz to 1 Hz within the RTC frequency divider.

If this register is read when a carry is generated from the 128 Hz frequency division stage, bit 7 (CF) in RTC control register 1 (RCR1) is set to 1, indicating the simultaneous occurrence of the carry and the 64 Hz counter read. In this case, the read value is not valid, and so R64CNT must be read again after first writing 0 to the CF bit in RCR1 to clear it.

When the RESET bit or ADJ bit in RTC control register 2 (RCR2) is set to 1, the RTC frequency divider is initialized and R64CNT is initialized to H'00.

R64CNT is not initialized by a power-on or manual reset.

Bit 7 is always read as 0 and cannot be modified.



## **20.3.2 Second Counter (RSECCNT)**

RSECCNT is an 8-bit readable/writable register used as a counter for setting and counting the BCD-coded second value in the RTC. It counts on the carry (transition of the R64CNT.1Hz bit from 1 to 0) generated once per second by the 64 Hz counter.

The setting range is decimal 00 to 59. The RTC will not operate normally if any other value is set. Write processing should be performed after stopping the count with the START bit in RCR2, or by using the carry flag.

RSECCNT is not initialized by a power-on or manual reset.

Bit 7 is always read as 0. A write to this bit is invalid, but the write value should always be 0.



RENESAS

# **20.3.3 Minute Counter (RMINCNT)**

RMINCNT is an 8-bit readable/writable register used as a counter for setting and counting the BCD-coded minute value in the RTC. It counts on the carry generated once per minute by the second counter.

The setting range is decimal 00 to 59. The RTC will not operate normally if any other value is set. Write processing should be performed after stopping the count with the START bit in RCR2, or by using the carry flag.

RMINCNT is not initialized by a power-on or manual reset.

Bit 7 is always read as 0. A write to this bit is invalid, but the write value should always be 0.

7 6 5 4 3 2 1 0 0 - - - - - - -10-minute units<sup>1</sup><sub>1</sub>-minute units R R/W R/W R/W R/W R/W R/W BIt: Initial value: R/W:

# **20.3.4 Hour Counter (RHRCNT)**

RHRCNT is an 8-bit readable/writable register used as a counter for setting and counting the BCD-coded hour value in the RTC. It counts on the carry generated once per hour by the minute counter.

The setting range is decimal 00 to 23. The RTC will not operate normally if any other value is set. Write processing should be performed after stopping the count with the START bit in RCR2, or by using the carry flag.

RHRCNT is not initialized by a power-on or manual reset.

Bits 7 and 6 are always read as 0. A write to these bits is invalid, but the write value should always be 0.



## **20.3.5 Day-of-Week Counter (RWKCNT)**

RWKCNT is an 8-bit readable/writable register used as a counter for setting and counting the BCD-coded day-of-week value in the RTC. It counts on the carry generated once per day by the hour counter.

The setting range is decimal 0 to 6. The RTC will not operate normally if any other value is set. Write processing should be performed after stopping the count with the START bit in RCR2, or by using the carry flag.

RWKCNT is not initialized by a power-on or manual reset.

Bits 7 to 3 are always read as 0. A write to these bits is invalid, but the write value should always be 0.





# **20.3.6 Day Counter (RDAYCNT)**

RDAYCNT is an 8-bit readable/writable register used as a counter for setting and counting the BCD-coded day value in the RTC. It counts on the carry generated once per day by the hour counter.

The setting range is decimal 01 to 31. The RTC will not operate normally if any other value is set. Write processing should be performed after stopping the count with the START bit in RCR2, or by using the carry flag.

RDAYCNT is not initialized by a power-on or manual reset.

The setting range for RDAYCNT depends on the month and whether the year is a leap year, so care is required when making the setting. Taking the year counter (RYRCNT) value as the year, leap year calculation is performed according to whether or not the value is divisible by 400, 100, and 4.

Bits 7 and 6 are always read as 0. A write to these bits is invalid, but the write value should always be 0.





## **20.3.7 Month Counter (RMONCNT)**

RMONCNT is an 8-bit readable/writable register used as a counter for setting and counting the BCD-coded month value in the RTC. It counts on the carry generated once per month by the day counter.

The setting range is decimal 01 to 12. The RTC will not operate normally if any other value is set. Write processing should be performed after stopping the count with the START bit in RCR2, or by using the carry flag.

RMONCNT is not initialized by a power-on or manual reset.

Bits 7 to 5 are always read as 0. A write to these bits is invalid, but the write value should always  $be<sub>0</sub>$ 



#### **20.3.8 Year Counter (RYRCNT)**

RYRCNT is a 16-bit readable/writable register used as a counter for setting and counting the BCD-coded year value in the RTC. It counts on the carry generated once per year by the month counter.

The setting range is decimal 0000 to 9999. The RTC will not operate normally if any other value is set. Write processing should be performed after stopping the count with the START bit in RCR2, or by using the carry flag.

RYRCNT is not initialized by a power-on or manual reset.



RENESAS

## **20.3.9 Second Alarm Register (RSECAR)**

RSECAR is an 8-bit readable/writable register used as an alarm register for the RTC's BCD-coded second value counter, RSECCNT. When the ENB bit is set to 1, the RSECAR value is compared with the RSECCNT value. Comparison between the counter and the alarm register is performed for those registers among RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, and RMONAR in which the ENB bit is set to 1, and the RCR1 alarm flag is set when the respective values all match.

The setting range is decimal 00 to  $59 +$  ENB bit. The RTC will not operate normally if any other value is set.

The ENB bit in RSECAR is initialized to 0 by a power-on reset. The other fields in RSECAR are not initialized by a power-on or manual reset.



#### **20.3.10 Minute Alarm Register (RMINAR)**

RMINAR is an 8-bit readable/writable register used as an alarm register for the RTC's BCD-coded minute value counter, RMINCNT. When the ENB bit is set to 1, the RMINAR value is compared with the RMINCNT value. Comparison between the counter and the alarm register is performed for those registers among RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, and RMONAR in which the ENB bit is set to 1, and the RCR1 alarm flag is set when the respective values all match.

The setting range is decimal 00 to 59 + ENB bit. The RTC will not operate normally if any other value is set.

The ENB bit in RMINAR is initialized by a power-on reset. The other fields in RMINAR are not initialized by a power-on or manual reset.



## **20.3.11 Hour Alarm Register (RHRAR)**

RHRAR is an 8-bit readable/writable register used as an alarm register for the RTC's BCD-coded hour value counter, RHRCNT. When the ENB bit is set to 1, the RHRAR value is compared with the RHRCNT value. Comparison between the counter and the alarm register is performed for those registers among RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, and RMONAR in which the ENB bit is set to 1, and the RCR1 alarm flag is set when the respective values all match.

The setting range is decimal 00 to  $23 +$  ENB bit. The RTC will not operate normally if any other value is set.

The ENB bit in RHRAR is initialized by a power-on reset. The other fields in RHRAR are not initialized by a power-on or manual reset.

Bit 6 is always read as 0. A write to this bit is invalid, but the write value should always be 0.



#### **20.3.12 Day-of-Week Alarm Register (RWKAR)**

RWKAR is an 8-bit readable/writable register used as an alarm register for the RTC's BCD-coded day-of-week value counter, RWKCNT. When the ENB bit is set to 1, the RWKAR value is compared with the RWKCNT value. Comparison between the counter and the alarm register is performed for those registers among RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, and RMONAR in which the ENB bit is set to 1, and the RCR1 alarm flag is set when the respective values all match.

The setting range is decimal 0 to  $6 +$  ENB bit. The RTC will not operate normally if any other value is set.

The ENB bit in RWKAR is initialized by a power-on reset. The other fields in RWKAR are not initialized by a power-on or manual reset.





Bits 6 to 3 are always read as 0. A write to these bits is invalid, but the write value should always be 0.

#### **20.3.13 Day Alarm Register (RDAYAR)**

RDAYAR is an 8-bit readable/writable register used as an alarm register for the RTC's BCDcoded day value counter, RDAYCNT. When the ENB bit is set to 1, the RDAYAR value is compared with the RDAYCNT value. Comparison between the counter and the alarm register is performed for those registers among RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, and RMONAR in which the ENB bit is set to 1, and the RCR1 alarm flag is set when the respective values all match.

The setting range is decimal 01 to  $31 +$  ENB bit. The RTC will not operate normally if any other value is set. The setting range for RDAYAR depends on the month and whether the year is a leap year, so care is required when making the setting.

The ENB bit in RDAYAR is initialized by a power-on reset. The other fields in RDAYAR are not initialized by a power-on or manual reset.

Bit 6 is always read as 0. A write to this bit is invalid, but the write value should always be 0.





## **20.3.14 Month Alarm Register (RMONAR)**

RMONAR is an 8-bit readable/writable register used as an alarm register for the RTC's BCDcoded month value counter, RMONCNT. When the ENB bit is set to 1, the RMONAR value is compared with the RMONCNT value. Comparison between the counter and the alarm register is performed for those registers among RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, and RMONAR in which the ENB bit is set to 1, and the RCR1 alarm flag is set when the respective values all match.

The setting range is decimal  $01$  to  $12 + ENB$  bit. The RTC will not operate normally if any other value is set.

The ENB bit in RMONAR is initialized by a power-on reset. The other fields in RMONAR are not initialized by a power-on or manual reset.

Bits 6 and 5 are always read as 0. A write to these bits is invalid, but the write value should always  $be<sub>0</sub>$ 



#### **20.3.15 Year-Alarm Register (RYRAR)**

RYRAR is the alarm register for the RTC's BCD-coded year-value counter RYRCNT. When the YENB bit of RCR3 is set to 1, the RYRCNT value is compared with the RYRAR value. Comparison between the counter and the alarm register only takes place with the alarm registers (RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR and RMONAR) in which the ENB and YENB bits are set to 1. The alarm flag of RCR1 is only set to 1 when the respective values all match.

The setting range of RYRAR is decimal 0000 to 9999, and normal operation is not obtained if a value beyond this range is set here.



RENESAS

# **20.3.16 RTC Control Register 1 (RCR1)**

RCR1 is an 8-bit readable/writable register containing a carry flag and alarm flag, plus flags to enable or disable interrupts for these flags.

The CIE and AIE bits are initialized to 0 by a power-on or manual reset; the value of bits other than CIE and AIE is undefined.









RENESAS



## **20.3.17 RTC Control Register 2 (RCR2)**

RCR2 is an 8-bit readable/writable register used for periodic interrupt control, 30-second adjustment, and frequency divider RESET and RTC count control.

RCR2 is basically initialized to H'09 by a power-on reset, except that the value of the PEF bit is undefined. In a manual reset, bits other than RTCEN and START are initialized, while the value of the PEF bit is undefined. In standby mode RCR2 is not initialized, and retains its current value.











# **20.3.18 RTC Control Register (RCR3)**

RCR3 is readable/writable register that specifies enable or disable the alarm function of RYRCNT that is the RTC's BCD-coded year-value counter. When the YENB bit of RCR3 is set to 1, the RYRCNT value is compared with the RYRAR value.

RCR3 is initialized by a power-on reset.

Bits 6 to 0 of RCR3 are always read as 0. A write to these bits is invalid. If a value is written to these bits, it should always be 0.





# **20.4 Operation**

Examples of the use of the RTC are shown below.

# **20.4.1 Time Setting Procedures**

Figure 20.2 shows examples of the time setting procedures.





The procedure for setting the time after stopping the clock is shown in figure 20.2 (a). The programming for this method is simple, and it is useful for setting all the counters, from second to year.

The procedure for setting the time while the clock is running is shown in figure 20.2 (b). This method is useful for modifying only certain counter values (for example, only the second data or hour data). If a carry occurs during the write operation, the write data is automatically updated and there will be an error in the set data. The carry flag should therefore be used to check the write status. If the carry flag (RCR1.CF) is set to 1, the write must be repeated.

The interrupt function can also be used to determine the carry flag status.

#### **20.4.2 Time Reading Procedures**

Figure 20.3 shows examples of the time reading procedures.



**Figure 20.3 Examples of Time Reading Procedures** 



If a carry occurs or being the carry ready period (RCR1.CRF  $=$  1) while the time is being read, the correct time will not be obtained and the read must be repeated. The procedure for reading the time without using interrupts is shown in figure 20.3 (a), and the procedure using carry interrupts in figure 20.3 (b). The method without using interrupts is normally used to keep the program simple.

#### **20.4.3 Alarm Function**

The use of the alarm function is illustrated in figure 20.4.



**Figure 20.4 Example of Use of Alarm Function** 

An alarm can be generated by the second, minute, hour, day-of-week, day, month, or year value, or a combination of these. Write 1 to the ENB bit in the alarm registers involved in the alarm setting, and set the alarm time in the lower bits. Write 0 to the ENB bit in registers not involved in the alarm setting.

When the counter and the alarm time match, RCR1.AF is set to 1. Alarm detection can be confirmed by reading this bit, but normally an interrupt is used. If 1 has been written to RCR1.AIE, an alarm interrupt is generated in the event of alarm, enabling the alarm to be detected.



# **20.5 Interrupts**

There are three kinds of RTC interrupt: alarm interrupts, periodic interrupts, and carry interrupts.

An alarm interrupt request (ATI) is generated when the alarm flag (AF) in RCR1 is set to 1 while the alarm interrupt enable bit (AIE) is also set to 1.

A periodic interrupt request (PRI) is generated when the periodic interrupt enable bits (PES2– PES0) in RCR2 are set to a value other than 000 and the periodic interrupt flag (PEF) is set to 1.

A carry interrupt request (CUI) is generated when the carry flag (CF) in RCR1 is set to 1 while the carry interrupt enable bit (CIE) is also set to 1.

# **20.6 Usage Notes**

## **20.6.1 Register Initialization**

After powering on and making the RCR1 register settings, reset the frequency divider (by setting RCR2.RESET to 1) and make initial settings for all the other registers.

## **20.6.2 Crystal Oscillator Circuit**

Crystal oscillator circuit constants (recommended values) are shown in table 20.4, and the RTC crystal oscillator circuit in figure 20.5.

#### **Table 20.4 Crystal Oscillator Circuit Constants (Recommended Values)**





- Notes: 1. Select either the C<sub>in</sub> or C<sub>out</sub> side for the frequency adjustment variable capacitor according to requirements<br>such as the adjustment range, degree of stability, etc.
	- 2. Built-in resistance value R<sub>f</sub> (typ. value) = 10 MΩ, R<sub>D</sub> (typ. value) = 400 kΩ
	- 3. C<sub>in</sub> and C<sub>out</sub> values include floating capacitance due to the wiring. Take care when using a solidearth board.
		- 4. The crystal oscillation stabilization time depends on the mounted circuit constants, floating capacitance, etc., and should be decided after consultation with the crystal resonator manufacturer.
		- 5. Place the crystal resonator and load capacitors  $C_{in}$  and  $C_{out}$  as close as possible to the chip. (Correct oscillation may not be possible if there is externally induced noise in the EXTAL2 and XTAL2 pins.)
		- 6. Ensure that the crystal resonator connection pin (EXTAL2 and XTAL2) wiring is routed as far away as possible from other power lines (except GND) and signal lines.
		- 7. Insert a noise filter in the RTC power supply.

#### **Figure 20.5 Example of Crystal Oscillator Circuit Connection**



#### **20.6.3 Interrupt source and request generating order**

If it occurs complex interrupt source of alarm interrupts (ATI), periodic interrupts (PFI), and carry interrupts (CUI) at the same time, the RTC generates interrupt request as shown in figure 20.6.



**Figure 20.6 Interrupt Request Signal Generation Timing of Complex Sources** 



# Section 21 Serial Communication Interface with FIFO (SCIF)

This LSI is equipped with a 2-channel serial communication interface with built-in FIFO buffers (Serial Communication Interface with FIFO: SCIF). The SCIF can perform both asynchronous and clocked synchronous serial communications.

64-stage FIFO buffers are provided for both transmission and reception, enabling fast, efficient, and continuous communication.

Channels 0 has modem control functions (RTS, CTS).

# **21.1 Features**

The SCIF has the following features.

• Asynchronous serial communication mode

Serial data communication is executed using an asynchronous system in which synchronization is achieved character by character. Serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). There is a choice of 8 serial data transfer formats.

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even/odd/none
- Receive error detection: Parity, framing, and overrun errors
- Break detection: A break is detected when a framing error lasts for more than 1 frame length at Space 0 (low level). When a framing error occurs, a break can also be detected by reading the SCIFn RXD (n = 0, 1) pin level directly from the serial port register (SCSPTR).
- Clocked synchronous serial communication mode

Serial data communication is synchronized with a clock. Serial data communication can be carried out with other LSIs that have a synchronous communication function.

There is a single serial data communication format.

- Data length: 8 bits
- Receive error detection: Overrun errors

• Full-duplex communication capability

The transmitter and receiver are independent units, enabling transmission and reception to be performed simultaneously.

The transmitter and receiver both have a 64-stage FIFO buffer structure, enabling continuous serial data transmission and reception.

- LSB first for data transmission/reception.
- On-chip baud rate generator allows any bit rate to be selected.
- Choice of serial clock source: internal clock from baud rate generator or external clock from SCIF0\_SCK or SCIF1\_SCK pin.
- Four interrupt sources

There are four interrupt sources—transmit-FIFO-data-empty, break, receive-FIFO-data-full, and receive-error—that can issue requests independently.

- The DMA controller (DMAC) can be activated to execute a data transfer by issuing a DMA transfer request in the event of a transmit-FIFO-data-empty or receive-FIFO-data-full interrupt.
- When not in use, the SCIF can be stopped by halting its clock supply to reduce power consumption.
- In asynchronous mode, modem control functions (RTS and  $\overline{CTS}$ ) are provided.(only in channel 0)
- The amount of data in the transmit/receive FIFO registers, and the number of receive errors in the receive data in the receive FIFO register, can be ascertained.
- In asynchronous mode, a timeout error (DR) can be detected during reception.

Figure 21.1 shows a block diagram of the SCIF. Figures 21.2 to 21.6 show block diagrams of the I/O ports in SCIF. There are two channels in this LSI (channel  $n = 0, 1$ ).





**Figure 21.1 Block Diagram of SCIF** 





#### Figures 21.2 to 21.6 show block diagrams of the I/O ports in SCIF.

# **Figure 21.2** SCIF0\_RTS **Pin (Only in Channel 0)**



## **Figure 21.3** SCIF0\_CTS **Pin (Only in Channel 0)**

Rev.1.00 Dec. 13, 2005 Page 736 of 1286 REJ09B0158-0100



#### **Figure 21.4 SCIFn\_SCK Pin (n = 0, 1)**



**Figure 21.5 SCIFn\_TXD Pin (n = 0, 1)** 



**Figure 21.6 SCIFn\_RXD Pin (n = 0, 1)** 



# **21.2 Input/Output Pins**

Table 21.1 shows the SCIF pin configuration.

#### **Table 21.1 Pin Configuration**



Notes: These pins are made to function as serial pins by performing SCIF operation settings with the C/A bit in SCSMR, the TE, RE, CKE1, and CKE0 bits in SCSCR, and the MCE bit in SCFCR. Break state transmission and detection can be set in SCSPTR of the SCIF. Channel 0 pins are multiplexed with the PCIC, HSPI, FLCTL, GPIO and mode control pins, and channel 1 pins are multiplexed with the MMCIF, GPIO and mode control pins.



# **21.3 Register Descriptions**

Table 21.2 shows the register configuration. Table 21.3 shows the register states in each processing mode.

#### **Table 21.2 Register Configuration**



Notes: 1. To clear the flags, 0s can only be written to bits 7 to 4, 1, and 0.

2. To clear the flag, 0 can only be written to bit 0.


#### **Table 21.3 Register States of SCIF in Each Processing Mode**

Notes: 1. Bits 2 and 0 are undefined.

2. Bits 6, 4, 2, and 0 are undefined.



Since the register functions, pin functions, and interrupt requests are the same in each channel except for the modem control, the channel number n  $(n = 0, 1)$  is omitted in the description below.

#### **21.3.1 Receive Shift Register (SCRSR)**

SCRSR is the register used to receive serial data.

The SCIF sets serial data input from the SCIF\_RXD pin in SCRSR in the order received, starting with the LSB (bit 0), and converts it to parallel data. When one byte of data has been received, it is transferred to SCFRDR, automatically.

SCRSR cannot be directly read from and written to by the CPU.



#### **21.3.2 Receive FIFO Data Register (SCFRDR)**

SCFRDR is an 8-bit FIFO register of 64 stages that stores received serial data.

When the SCIF has received one byte of serial data, it transfers the received data from SCRSR to SCFRDR where it is stored, and completes the receive operation. SCRSR is then enabled for reception, and consecutive receive operations can be performed until SCFRDR is full (64 data bytes).

SCFRDR is a read-only register, and cannot be written to by the CPU.

If a read is performed when there is no receive data in SCFRDR, an undefined value will be returned. When SCFRDR is full of receive data, subsequent serial data is lost.





### **21.3.3 Transmit Shift Register (SCTSR)**

SCTSR is the register used to transmit serial data.

To perform serial data transmission, the SCIF first transfers transmit data from SCFTDR to SCTSR, then sends the data to the SCIF\_TXD pin starting with the LSB (bit 0).

When transmission of one byte is completed, the next transmit data is transferred from SCFTDR to SCTSR, and transmission started, automatically.

SCTSR cannot be directly read from and written to by the CPU.



# **21.3.4 Transmit FIFO Data Register (SCFTDR)**

SCFTDR is an 8-bit FIFO register of 64 stages that stores data for serial transmission.

If SCTSR is empty when transmit data has been written to SCFTDR, the SCIF transfers the transmit data written in SCFTDR to SCTSR and starts serial transmission.

SCFTDR is a write-only register, and cannot be read by the CPU.

The next data cannot be written when SCFTDR is filled with 64 bytes of transmit data. Data written in this case is ignored.





### **21.3.5 Serial Mode Register (SCSMR)**

SCSMR is a 16-bit register used to set the SCIF's serial transfer format and select the baud rate generator clock source.

SCSMR can always be read from and written to by the CPU.











#### **21.3.6 Serial Control Register (SCSCR)**

SCSCR is a register used to enable/disable transmission/reception by SCIF, serial clock output, interrupt requests, and to select transmission/reception clock source for the SCIF.

SCSCR can always be read from and written to by the CPU.















#### **21.3.7 Serial Status Register n (SCFSR)**

SCFSR is a 16-bit register that consists of status flags that indicate the operating status of the SCIF.

SCFSR can be read from or written to by the CPU at all times. However, 1 cannot be written to flags ER, TEND, TDFE, BRK, RDF, and DR. Also note that in order to clear these flags they must be read as 1 beforehand. The FER flag and PER flag are read-only flags and cannot be modified.





















Note:  $*$  Only 0 can be written, to clear the flag.



#### **21.3.8 Bit Rate Register n (SCBRR)**

SCBRR is an 8-bit register that set the serial transmission/reception bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 in SCSMR.

SCBRR can always be read from and written to by the CPU.

The SCBRR setting is found from the following equation.

Asynchronous mode:

 $N = \frac{Pck}{r} \times 10^6 - 1$  $64 \times 2^{2n-1} \times B$ 

Clocked synchronous mode:

$$
N = \frac{Pck}{8 \times 2^{2n-1} \times B} \times 10^6 - 1
$$

Where B: Bit rate (bit/s)

- N: SCBRR setting for baud rate generator  $(0 \le N \le 255)$
- Pck: Peripheral module operating frequency (MHz)
- n: 0 to 3

(See table 21.4 for the relation between n and the clock.)

#### **Table 21.4 SCSMR Settings**



RENESAS

The bit rate error in asynchronous mode is found from the following equation:

$$
Error (%) = \left\{ \frac{Pck \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n - 1}} - 1 \right\} \times 100
$$

### **21.3.9 FIFO Control Register n (SCFCR)**

SCFCR performs data count resetting and trigger data number setting for transmit and receive FIFO registers, and also contains a loopback test enable bit.

SCFCR can always be read from and written to by the CPU.



Note: \* Reserved bit in channel 1.









Note: \* Only channel 0. Reserved bit in channel 1.



### **21.3.10 Transmit FIFO Data Count Register n (SCTFDR)**

SCTFDR is a 16-bit register that indicates the number of transmit data bytes stored in SCFTDR.

SCTFDR can always be read from the CPU.







# **21.3.11 Receive FIFO Data Count Register n (SCRFDR)**

SCRFDR is a 16-bit register that indicates the number of receive data bytes stored in SCFRDR.

SCRFDR can always be read from the CPU.







# **21.3.12 Serial Port Register n (SCSPTR)**

SCSPTR is a 16-bit readable/writable register that controls input/output and data for the port pins multiplexed with the serial communication interface (SCIF) pins at all times. Input data can be read from the SCIF\_RXD pin, output data written to the SCIF\_TXD pin, and breaks in serial transmission/reception controlled, by means of bits 1 and 0.

All SCSPTR bits except bits 6, 4, 2, and 0 are initialized to 0 by a power-on reset or manual reset; the value of bits 6, 4, 2, and 0 is undefined. SCSPTR is not initialized in the module standby state.

Note that when reading data via a serial port pin in the SCIF, the peripheral clock value from 2 cycles before is read.



Note: \* Reserved bit in channel 1.









Note: \* Only channel 0. Reserved bit in channel 1.

#### 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 000000000000000 0 ORER RRRRRRRRRRRRRR R R/W\* Bit: Initial value: R/W:

#### **21.3.13 Line Status Register n (SCLSR)**

Note:  $*$  Only 0 can be written, to clear the flag.



Note:  $*$  Only 0 can be written, to clear the flag.



### **21.3.14 Serial Error Register n (SCRER)**

SCRER is a 16-bit register that indicates the number of receive errors in the data in SCFRDR. SCRER can always be read from the CPU.





# **21.4 Operation**

# **21.4.1 Overview**

The SCIF can carry out serial communication in asynchronous mode, in which synchronization is achieved character by character and in synchronous mode, in which synchronization is achieved with clock pulses. For details on asynchronous mode, see section 21.4.2, Operation in Asynchronous Mode.

64-stage FIFO buffers are provided for both transmission and reception, reducing the CPU overhead, and enabling fast and continuous communication to be performed.

SCIF0\_RTS and SCIF0\_CTS signals are also provided as modem control signals (channel 0 only).

The serial transfer format is selected using SCSMR, as shown in table 21.4. The SCIF clock source is determined by the combination of the C/A bit in SCSMR and the CKE1 and CKE0 bits in SCSCR, as shown in table 21.5.

Note: Since the operations are the same in each channel except for the modem control, the channel number n ( $n = 0, 1$ ) is omitted in the description below.

### **Asynchronous Mode:**

- Data length: Choice of 7 or 8 bits
- LSB first for data transmission/reception
- Choice of parity addition and addition of 1 or 2 stop bits (the combination of these parameters determines the transfer format and character length)
- Detection of framing errors, parity errors, receive-FIFO-data-full state, overrun errors, receivedata-ready state, and breaks, during reception
- Indication of the number of data bytes stored in the transmit and receive FIFO registers
- Choice of internal (peripheral clock: Pck) or external clock (SCIF SCK input clock) as SCIF clock source

When internal clock is selected: The SCIF operates on the baud rate generator clock and can output a clock with frequency of 16 times the bit rate from SCIF\_SCK pin.

When external clock is selected: A clock with a frequency of 16 times the bit rate must be input (the on-chip baud rate generator is not used).



# **Clocked Synchronous Mode:**

- Data length: Fixed at 8 bits
- LSB first for data transmission/reception
- Detection of overrun errors during reception
- Choice of internal or external clock input from SCIF\_SCK pin as SCIF clock source When internal clock (peripheral clock: Pck) is selected:

The SCIF operates on the baud rate generator clock and a serial clock is output to external devices.

When external clock (SCIF\_SCK input clock) is selected:

The on-chip baud rate generator is not used and the SCIF operates on the input serial clock.



#### **Table 21.5 SCSMR Settings for Serial Transfer Format Selection**

Note: x: Don't care



# **Table 21.6 SCSMR and SCSCR Settings for SCIF Clock Source Selection**



# **21.4.2 Operation in Asynchronous Mode**

In asynchronous mode, a character that consists of data with a start bit indicating the start of communication and a stop bit indicating the end of communication is transmitted or received. In this mode, serial communication is performed with synchronization achieved character by character.

Inside the SCIF, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and receiver have a 64-stage FIFO buffer structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.

Figure 21.7 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCIF monitors the transmission line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication.

One character in serial communication consists of a start bit (low level), followed by transmit/receive data (LSB-first; from the lowest bit), a parity bit (high or low level), and finally stop bits (high level).

In reception in asynchronous mode, the SCIF synchronizes with the fall of the start bit. Receive data can be latched at the middle of each bit because the SCIF samples data at the eighth clock which has a frequency of 16 times the bit rate.



**Figure 21.7 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, and Two Stop Bits)** 

# **(1) Data Transfer Format**

Table 21.7 shows the data transfer formats that can be used. Any of 8 transfer formats can be selected according to the SCSMR settings.





[Legend]

S : Start bit

STOP : Stop bit

P : Parity bit



# **(2) Clock**

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCIF\_SCK pin can be selected as the SCIF's serial clock, according to the settings of the  $C/\overline{A}$ bit in SCSMR and the CKE1 and CKE0 bits in SCSCR. For details of SCIF clock source selection, see table 21.5.

When an external clock is input at the SCIF\_SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCIF is operated on an internal clock, a clock whose frequency is 16 times the bit rate is output from the SCIF\_SCK pin.

# **(3) SCIF Initialization (Asynchronous Mode)**

Before transmitting and receiving data, it is necessary to clear the TE and RE bits in SCSCR to 0, then initialize the SCIF as described below.

When the operating mode or transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure.

- 1. When the TE bit is cleared to 0, SCTSR is initialized. Note that clearing the TE and RE bits to 0 does not change the contents of SCFSR, SCFTDR, or SCFRDR.
- 2. The TE bit should be cleared to 0 after all transmit data has been sent and the TEND flag in SCFSR has been set. TEND can also be cleared to 0 during transmission, but the data being transmitted will go to the mark state after the clearance. Before setting TE again to start transmission, the TFRST bit in SCFCR should first be set to 1 to reset SCFTDR.
- 3. When an external clock is used the clock should not be stopped during operation, including initialization, since operation will be unreliable in this case.







**Figure 21.8 Sample SCIF Initialization Flowchart** 

# **(4) Serial Data Transmission (Asynchronous Mode):**

Figure 21.9 shows a sample flowchart for serial transmission.

Use the following procedure for serial data transmission after enabling the SCIF for transmission.





RENESAS
In serial transmission, the SCIF operates as described below.

- 1. When data is written into SCFTDR, the SCIF transfers the data from SCFTDR to SCTSR and starts transmitting. Confirm that the TDFE flag in SCFSR is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is at least 64 − (transmit trigger setting).
- 2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls to or below the transmit trigger number set in SCFCR, the TDFE flag is set. If the TIE bit in SCSCR is set to 1 at this time, a transmit-FIFOdata-empty interrupt (TXI) request is generated.

The serial transmit data is sent from the SCIF\_TXD pin in the following order.

- (a) Start bit: One 0-bit is output.
- (b) Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- (c) Parity bit: One parity bit (even or odd parity) is output. A format in which a parity bit is not output can also be selected.
- (d) Stop bit(s): One or two 1-bits (stop bits) are output.
- (e) Mark state: 1 is output continuously until the start bit that starts the next transmission is sent.
- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the stop bit. If data is present, the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and then serial transmission of the next frame is started.

If there is no transmit data after the stop bit is sent, the TEND flag in SCFSR is set to 1, the stop bit is sent, and then the line goes to the mark state in which 1 is output from the SCIF\_TXD pin.





Figure 21.10 shows an example of the operation for transmission in asynchronous mode.

**Figure 21.10 Sample SCIF Transmission Operation (Example with 8-Bit Data, Parity, One Stop Bit)** 

4. When modem control is enabled, transmission can be stopped and restarted in accordance with the  $\overline{SCIFO}$  CTS input value. When  $\overline{SCIFO}$  CTS is set to 1 during transmission, the line goes to the mark state after transmission of one frame. When SCIFO CTS is set to 0, the next transmit data is output starting from the start bit.

Figure 21.11 shows an example of the operation when modem control is used.



**Figure 21.11 Sample Operation Using Modem Control (**SCIF0\_CTS**) (Only in Channel 0)** 

#### **(5) Serial Data Reception (Asynchronous Mode)**

Figure 21.12 shows a sample flowchart for serial reception.

Use the following procedure for serial data reception after enabling the SCIF for reception.



**Figure 21.12 Sample Serial Reception Flowchart (1)** 







In serial reception, the SCIF operates as described below.

- 1. The SCIF monitors the transmission line, and if a 0-start bit is detected, performs internal synchronization and starts reception.
- 2. The received data is stored in SCRSR in LSB-to-MSB order.
- 3. The parity bit and stop bit are received.

After receiving these bits, the SCIF carries out the following checks.

- (a) Stop bit check: The SCIF checks whether the stop bit is 1. If there are two stop bits, only the first is checked.
- (b) The SCIF checks whether receive data can be transferred from SCRSR to SCFRDR.\*
- (c) Overrun error check: The SCIF checks that the ORER flag is 0, indicating that no overrun error has occurred.\*
- (d) Break check: The SCIF checks that the BRK flag is 0, indicating that the break state is not set  $*$ 
	- If (b), (c), and (d) checks are passed, the receive data is stored in SCFRDR.

Note: \* Reception continues even when a parity error or framing error occurs.

4. If the RIE bit in SCSCR is set to 1 when the RDF or DR flag changes to 1, a receive-FIFOdata-full interrupt (RXI) request is generated.

If the RIE bit or REIE bit in SCSCR is set to 1 when the ER flag changes to 1, a receive-error interrupt (ERI) request is generated.

If the RIE bit or REIE bit in SCSCR is set to 1 when the BRK or ORER flag changes to 1, a break reception interrupt (BRI) request is generated.

Figure 21.13 shows an example of the operation for reception in asynchronous mode.









5. When modem control is enabled, the SCIF0\_RTS signal is output when SCFRDR is empty. When  $\overline{SCIFO RTS}$  is 0, reception is possible. When  $\overline{SCIFO RTS}$  is 1, this indicates that SCFRDR contains bytes of data equal to or more than the SCIF0 RTS output active trigger number. The SCIF0\_RTS output active trigger value is specified by bits 10 to 8 in the FIFO control register (SCFCR). For details, see section 21.3.9, FIFO Control Register n (SCFCR). In addition, SCIF0\_RTS is also 1 when the RE bit in SCSCR is cleared to 0.

Figure 21.14 shows an example of the operation when modem control is used.



Figure 21.14 Sample Operation Using Modem Control (SCIFO RTS) **(Only in Channel 0)** 

# **21.4.3 Operation in Clocked Synchronous Mode**

Clocked synchronous mode, in which data is transmitted or received in synchronization with clock pulses, is suitable for fast serial communication.

Since the transmitter and receiver are independent units in the SCIF, full-duplex communication can be achieved by sharing the clock. Both the transmitter and receiver have a 64-stage FIFO buffer structure, so that data can be read or written during transmission or reception, enabling continuous data transfer and reception.

Figure 21.15 shows the general format for clocked synchronous communication.





In clocked synchronous serial communication, data on the communication line is output from one fall of the synchronization clock to the next fall. Data is guaranteed to be accurate at the start of the synchronization clock.

In serial communication, each character is output starting with the LSB and ending with the MSB. After the MSB is output, the communication line remains in the state of the last data.

In clocked synchronous mode, the SCIF receives data in synchronization with the rise of the synchronization clock.

## **(1) Data Transfer Format**

A fixed 8-bit data format is used. No parity bit can be added.



# **(2) Clock**

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCIF\_SCK pin can be selected as the SCIF's serial clock, according to the settings of the C/A bit in SCSMR and the CKE1 and CKE0 bits in SCSCR. For details of SCIF clock source selection, see table 17.5.

When the SCIF is operated on an internal clock, the synchronization clock is output from the SCIF\_SCK pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high. When an internal clock is selected in a receive operation only, as long as the RE bit in SCSCR is set to 1, clock pulses are output until the number of receive data bytes in the receive FIFO data register reaches the receive trigger number.

# **(3) SCIF Initialization (Clocked Synchronous Mode):**

Before transmitting and receiving data, it is necessary to clear the TE and RE bits in SCSCR to 0, then initialize the SCIF as described below.

When changing the operating mode or transfer format, etc., the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, SCTSR is initialized. Note that clearing the RE bit to 0 does not initialize the RDF, PER, FER, or ORER flag state or change the contents of SCFRDR.

Figure 21.16 shows a sample SCIF initialization flowchart.





**Figure 21.16 Sample SCIF Initialization Flowchart** 



#### **(4) Serial Data Transmission (Clocked Synchronous Mode)**

Figure 21.17 shows a sample flowchart for serial transmission.

Use the following procedure for serial data transmission after enabling the SCIF for transmission.



**Figure 21.17 Sample Serial Transmission Flowchart** 

In serial transmission, the SCIF operates as described below.

1. When data is written into SCFTDR, the SCIF transfers the data from SCFTDR to SCTSR and starts transmitting. Confirm that the TDFE flag in SCFSR is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is at least 64 (transmit trigger setting).

RENESAS

2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls to or below the transmit trigger number set in SCFCR, the TDFE flag is set. If the TIE bit in SCSCR is set to 1 at this time, a transmit-FIFOdata-empty interrupt (TXI) request is generated.

If clock output mode is selected, the SCIF outputs eight synchronization clock pulses for each data.

When the external clock is selected, data is output in synchronization with the input clock. The serial transmit data is sent from the SCIF\_TXD pin in the LSB-first order.

- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the last bit. If data is present, the data is transferred from SCFTDR to SCTSR, and then serial transmission of the next frame is started. If there is no transmit data, the TEND flag in SCFSR is set to 1 after the last bit is sent, and the transmit data pin (SCIF\_TXD pin) retains the output state of the last bit.
- 4. After serial transmission ends, the SCIF\_SCK pin is fixed high when the CKE1 bit in SCSCR is 0.

Figure 21.18 shows an example of the operation for transmission in clocked synchronous mode.



**Figure 21.18 Sample SCIF Transmission Operation in Clocked Synchronous Mode** 



#### **(5) Serial Data Reception (Clocked Synchronous Mode)**

Figure 21.19 shows a sample flowchart for serial reception.

Use the following procedure for serial data reception after enabling the SCIF for reception.

When switching the operating mode from asynchronous mode to clocked synchronous mode without initializing the SCIF, make sure that the ORER, PER7 to PER0, and FER7 to FER0 flags are cleared to 0.



**Figure 21.19 Sample Serial Reception Flowchart (1)** 

RENESAS



**Figure 21.19 Sample Serial Reception Flowchart (2)** 

In serial reception, the SCIF operates as described below.

- 1. The SCIF is initialized internally in synchronization with the input or output of the synchronization clock.
- 2. The received data is stored in SCRSR in LSB-to-MSB order.

After receiving the data, the SCIF checks whether the receive data can be transferred from SCRSR to SCFRDR. If this check is passed, the receive data is stored in SCFRDR. If an overrun error is detected in the error check, reception cannot continue.

3. If the RIE bit in SCSCR is set to 1 when the RDF flag changes to 1, a receive-FIFO-data-full interrupt (RXI) request is generated.

If the RIE bit in SCSCR is set to 1 when the ORER flag changes to 1, a break interrupt (BRI) request is generated.

Figure 21.20 shows an example of the operation for reception in clocked synchronous mode.





**Figure 21.20 Sample SCIF Reception Operation in Clocked Synchronous Mode** 



#### **(6) Simultaneous Serial Data Transmission and Reception (Clocked Synchronous Mode)**

Figure 21.21 shows a sample flowchart for simultaneous serial data transmission and reception.

Use the following procedure for simultaneous serial transmission and reception after enabling the SCIF for both transmission and reception.



**Figure 21.21 Sample Simultaneous Serial Transmission and Reception Flowchart** 

# **21.5 SCIF Interrupt Sources and the DMAC**

The SCIF has four interrupt sources in each channel: transmit-FIFO-data-empty interrupt (TXI) request, receive-error interrupt (ERI) request, receive-FIFO-data-full interrupt (RXI) request, and break interrupt (BRI) request.

Table 21.7 shows the interrupt sources and their order of priority. The interrupt sources are enabled or disabled by means of the TIE, RIE, and REIE bits in SCSCR. A separate interrupt request is sent to the interrupt controller for each of these interrupt sources.

If the TDFE flag in SCFSR is set to 1 when a TXI interrupt is enabled by the TIE bit, a TXI interrupt request and a transmit-FIFO-data-empty request for DMA transfer are generated. If the TDFE flag is set to 1 when a TXI interrupt is disabled by the TIE bit, only a transmit-FIFO-dataempty request for DMA transfer is generated. A transmit-FIFO-data-empty request can activate the DMAC to perform data transfer.

If the RDF or DR flag in SCFSR is set to 1 when an RXI interrupt is enabled by the RIE bit, an RXI interrupt request and a receive-FIFO-data-full request for DMA transfer are generated. If the RDF or DR flag is set to 1 when an RXI interrupt is disabled by the RIE bit, only a receive-FIFOdata-full request for DMA transfer is generated. A receive-FIFO-data-full request can activate the DMAC to perform data transfer. Note that generation of an RXI interrupt request or a receive-FIFO-data-full request by setting the DR flag to 1 occurs only in asynchronous mode.

When the BRK flag in SCFSR or the ORER flag in SCLSR is set to 1, a BRI interrupt request is generated. If transmission/reception is carried out using the DMAC, set and enable the DMAC before making the SCIF settings. Also make settings to inhibit output of RXI and TXI interrupt requests to the interrupt controller. If output of interrupt requests is enabled, these interrupt requests to the interrupt controller can be cleared by the DMAC regardless of the interrupt handler.

By setting the REIE bit to 1 while the RIE bit is cleared to 0 in SCSCR, it is possible to output ERI interrupt requests, but not RXI interrupt requests.





#### **Table 21.8 SCIF Interrupt Sources**

Note: \* An RXI interrupt by setting of the DR flag is available only in asynchronous mode.



# **21.6 Usage Notes**

Note the following when using the SCIF.

# **(1) SCFTDR Writing and the TDFE Flag**

The TDFE flag in SCFSR is set when the number of transmit data bytes written in SCFTDR has fallen to or below the transmit trigger number set by bits TTRG1 and TTRG0 in SCFCR. After TDFE is set, transmit data up to the number of empty bytes in SCFTDR can be written, allowing efficient continuous transmission.

However, if the number of data bytes written in SCFTDR is equal to or less than the transmit trigger number, the TDFE flag will be set to 1 again, even after being read as 1 and cleared to 0. TDFE clearing should therefore be carried out when SCFTDR contains more than the transmit trigger number of transmit data bytes.

The number of transmit data bytes in SCFTDR can be found from SCTFDR.

# **(2) SCFRDR Reading and the RDF Flag**

The RDF flag in SCFSR is set when the number of receive data bytes in SCFRDR has become equal to or greater than the receive trigger number set by bits RTRG1 and RTRG0 in SCFCR. After RDF is set, receive data equivalent to the trigger number can be read from SCFRDR, allowing efficient continuous reception.

However, if the number of data bytes read in SCFRDR is equal to or greater than the trigger number, the RDF flag will be set to 1 again even if it is cleared to 0. After the receive data is read, clear the RDF flag readout to 0 in order to reduce the number of data bytes in SCFRDR to less than the trigger number.

The number of receive data bytes in SCFRDR can be found from SCRFDR.

## **(3) Break Detection and Processing**

If a framing error (FER) is detected**,** break signals can also be detected by reading the SCIF\_RXD pin value directly. In the break state the input from the SCIF\_RXD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set.

Although the SCIF stops transferring receive data to SCFRDR after receiving a break, the receive operation continues.

## **(4) Sending a Break Signal**

The input/output condition and level of the SCIF\_TXD pin are determined by bits SPB2IO and SPB2DT in SCSPTR. This feature can be used to send a break signal.

After the serial transmitter is initialized and until the TE bit is set to 1 (enabling transmission), the SCIF TXD pin function is not selected and the value of the SPB2DT bit substitutes for the mark state. The SPB2IO and SPB2DT bits should therefore be set to 1 (designating output and high level) in the beginning.

To send a break signal during serial transmission, clear the SPB2DT bit to 0 (designating low level), and then clear the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is initialized, regardless of the current transmission state, and 0 is output from the SCIF\_TXD pin.

# **(5) Receive Data Sampling Timing and Receive Margin in Asynchronous Mode**

In asynchronous mode, the SCIF operates on a base clock with a frequency of 16 times the bit rate.

In reception, the SCIF synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse.





**Figure 21.22 Receive Data Sampling Timing in Asynchronous Mode** 

Thus, the reception margin in asynchronous mode is given by formula (1).

$$
M = \left( (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right) \times 100 \% \dots \dots \dots \dots \dots \dots \tag{1}
$$

- M: Receive margin (%)
- N: Ratio of bit rate to clock  $(N = 16)$
- D: Clock duty ( $D = 0$  to 1.0)
- L: Frame length  $(L = 9$  to 12)
- F: Absolute value of clock rate deviation

From equation (1), if  $F = 0$  and  $D = 0.5$ , the reception margin is 46.875%, as given by formula (2).

When  $D = 0.5$  and  $F = 0$ :

M = (0.5 – 1 / (2 × 16) ) × 100% = 46.875% ... (2)

However, this is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

#### **(6) When Using DMAC to Update SCFTDR in External Clock Synchronizing**

When using an external clock as the synchronization clock, after SCFTDR is updated by the DMAC, an external clock should be input after at least five peripheral clock (Pck) cycles. A malfunction may occur when the transfer clock is input within four cycles after updating SCFTDR (see figure 21.23).



**Figure 21.23 Example of Synchronization Clock Transfer by DMAC** 

RENESAS

# Section 22 Serial I/O with FIFO (SIOF)

This LSI includes a clock-synchronized serial I/O module with FIFO (SIOF).

# **22.1 Features**

• Serial transfer

16-stage 32-bit FIFOs (transmission and reception are independent of each other) Supports 8-bit data/16-bit data/16-bit stereo audio input/output MSB first for data transmission Supports a maximum of 48-kHz sampling rate Synchronization by either frame synchronization pulse or left/right channel switch Supports CODEC control data interface Connectable to linear, audio, or A-Law or µ-Law CODEC chip Supports both master and slave modes

- Serial clock An external pin input or internal clock (Pck) can be selected as the clock source.
	- Interrupts: One type
	- DMA transfer

Supports DMA transfer by a transfer request for transmission and reception



Figure 22.1 shows a block diagram of the SIOF.



**Figure 22.1 Block Diagram of SIOF** 



# **22.2 Input/Output Pins**

The pin configuration in this module is shown in table 22.1.

## **Table 22.1 Pin Configuration**



Note: These pins are multiplexed with HAC, SSI and GPIO pins.



# **22.3 Register Descriptions**

Table 22.2 shows the SIOF register configuration. Table 22.3 shows the register states in each processing mode.

#### **Table 22.2 Register Configuration of SIOF**



		Power-on <b>Reset by</b> <b>PRESET</b>	Manual <b>Reset by</b>	Sleep by	
<b>Name</b>	<b>Abbreviation</b>	Pin/WDT/ <b>H-UDI</b>	<b>WDT/Multiple</b> <b>Exceptions</b>	<b>SLEEP</b> <b>Instruction</b>	<b>Module</b> <b>Standby</b>
Mode register	<b>SIMDR</b>	H'8000	H'8000	Retained	Retained
Clock select register	<b>SISCR</b>	<b>H'C000</b>	<b>H'C000</b>	Retained	Retained
Transmit data assign register	<b>SITDAR</b>	H'0000	H'0000	Retained	Retained
Receive data assign register	<b>SIRDAR</b>	H'0000	H'0000	Retained	Retained
Control data assign register	<b>SICDAR</b>	H'0000	H'0000	Retained	Retained
Control register	<b>SICTR</b>	H'0000	H'0000	Retained	Retained
FIFO control register	<b>SIFCTR</b>	H'1000	H'1000	Retained	Retained
Status register	<b>SISTR</b>	H'0000	H'0000	Retained	Retained
Interrupt enable register	<b>SIIER</b>	H'0000	H'0000	Retained	Retained
Transmit data register	<b>SITDR</b>	H'xxxx xxxx	H'xxxx xxxx	Retained	Retained
Receive data register	<b>SIRDR</b>	H'xxxx xxxx	H'xxxx xxxx	Retained	Retained
Transmit control data register SITCR		H'0000 0000	H'0000 0000	Retained	Retained
Receive control data register	<b>SIRCR</b>	H'xxxx xxxx	H'xxxx xxxx	Retained	Retained
[Legend] x: Undefined					

**Table 22.3 Register States of SIOF in Each Processing Mode** 



# **22.3.1 Mode Register (SIMDR)**

SIMDR is a 16-bit readable/writable register that sets the SIOF operating mode.







Table 22.4 shows the operation in each transfer mode.





Note: \* The control data method is valid only when the FL bits are specified as B'1xxx. (x: don't care)

#### **22.3.2 Clock Select Register (SISCR)**

SISCR is a 16-bit readable/writable register that sets the serial clock generation conditions for the master clock. SISCR can be specified when the bits TRMD[1:0] in SIMDR are specified as B'10 or B'11.







# **22.3.3 Control Register (SICTR)**

SICTR is a 16-bit readable/writable register that sets the SIOF operating state.













## **22.3.4 Transmit Data Register (SITDR)**

**Initial** 



SITDR is a 32-bit write-only register that specifies the SIOF operating status.





## **22.3.5 Receive Data Register (SIRDR)**

SIRDR is a 32-bit read-only register that reads receive data of the SIOF. SIRDR stores data in the receive FIFO.





#### **22.3.6 Transmit Control Data Register (SITCR)**

SITCR is a 32-bit readable/writable register that specifies transmit control data of the SIOF. SITCR can be specified only when the FL bits in SIMDR are specified as B'1xxx (x: don't care).

SITCR is initialized by the conditions specified in table 22.3, Register State of SIOF in Each Processing Mode, or by a transmit reset caused by the TXRST bit in SICTR.







#### **22.3.7 Receive Control Data Register (SIRCR)**

SIRCR is a 32-bit readable/writable register that stores receive control data of the SIOF. SIRCR can be specified only when the FL bits in SIMDR are specified as B'1xxx (x: don't care).




# **22.3.8 Status Register (SISTR)**

SISTR is a 16-bit readable/writable register that shows the SIOF state. Each bit in this register becomes an SIOF interrupt source when the corresponding bit in SIIER is set to 1.















RENESAS







## **22.3.9 Interrupt Enable Register (SIIER)**

SIIER is a 16-bit readable/writable register that enables the issue of SIOF interrupts. When each interrupt enable bit in this register is set to 1 and the corresponding bit in SISTR is set to 1, the SIOF issues an interrupt.









# **22.3.10 FIFO Control Register (SIFCTR)**

SIFCTR is a 16-bit readable/writable register that indicates the area available for the transmit/receive FIFO transfer.











# **22.3.11 Transmit Data Assign Register (SITDAR)**

SITDAR is a 16-bit readable/writable register that specifies the position of the transmit data in a frame.









### **22.3.12 Receive Data Assign Register (SIRDAR)**

SIRDAR is a 16-bit readable/writable register that specifies the position of the receive data in a frame.







# **22.3.13 Control Data Assign Register (SICDAR)**

SICDAR is a 16-bit readable/writable register that specifies the position of the control data in a frame. SICDAR can be specified only when the FL bits in SIMDR are specified as B'1xxx (x: don't care).









# **22.4 Operation**

# **22.4.1 Serial Clocks**

**Master/Slave Modes:** The following modes are available as the SIOF clock mode.

- Slave mode: SIOF\_SCK, SIOF\_SYNC input
- Master mode: SIOF\_SCK, SIOF\_SYNC output

**Baud Rate Generator:** In SIOF master mode, the baud rate generator (BRG) is used to generate the serial clock. The division ratio is from 1/1 to 1/1024.

Note that, when using master clock directly as the serial clock without division by BRG (division ratio: 1/1), the MSIMM bit in SISCR should be set to 1.

Figure 22.2 shows connections for supply of the serial clock.



**Figure 22.2 Serial Clock Supply** 

Table 22.5 shows an example of serial clock frequency.





# **Table 22.5 SIOF Serial Clock Frequency**



# **22.4.2 Serial Timing**

SIOF\_SYNC**:** The SIOF\_SYNC is a frame synchronous signal. Depending on the transfer mode, it has the following two functions.

- Synchronous pulse: 1-bit-width pulse indicating the start of the frame
- L/R: 1/2-frame-width pulse indicating the left-channel stereo data (L) in high level and the right-channel stereo data (R) in low level

Figure 22.3 shows the SIOF\_SYNC synchronization timing.



**Figure 22.3 Serial Data Synchronization Timing** 

**Transmit/Receive Timing:** The SIOF\_TXD transmit timing and SIOF\_RXD receive timing relative to the SIOF\_SCK can be set as the sampling timing in the following two ways. The transmit/receive timing is set using the REDG bit in SIMDR.

- Falling-edge sampling
- Rising-edge sampling

Figure 22.4 shows the transmit/receive timing.



**Figure 22.4 SIOF Transmit/Receive Timing** 

# **22.4.3 Transfer Data Format**

The SIOF performs the following transfer.

- Transmit/receive data: Transfer of 8-bit data/16-bit data/16-bit stereo data
- Control data: Transfer of 16-bit data (uses the specific register as interface)

**Transfer Mode:** The SIOF supports the following four transfer modes as listed in table 22.6. The transfer mode can be specified by the bits TRMD[1:0] in SIMDR.



**Table 22.6 Serial Transfer Modes**

Note: \* The control data method is valid only when the FL bits are specified as B'1xxx (x: don't care).

**Frame Length:** The length of the frame to be transferred by the SIOF is specified by the bits FL[3:0] in SIMDR. Table 22.7 shows the relationship between the bits FL[3:0] settings and frame length.



#### **Table 22.7 Frame Length**

Note: x: Don't care.

**Slot Position:** The SIOF can specify the position of transmit data, receive data, and control data in a frame (common to transmission and reception) by slot numbers. The slot number of each data is specified by the following registers.

- Transmit data: SITDAR
- Receive data: SIRDAR
- Control data: SICDAR

Only 16-bit data is valid for control data. In addition, control data is always assigned to the same slot number both in transmission and reception.



# **22.4.4 Register Allocation of Transfer Data**

**Transmit/Receive Data:** Writing and reading of transmit/receive data is performed for the following registers.

- Transmit data writing: SITDR (32-bit access)
- Receive data reading: SIRDR (32-bit access)

Figure 22.5 shows the transmit/receive data and the SITDR and SIRDR bit alignment.





Note: In the figure, only the shaded areas are transmitted or received as valid data. Therefore, access must be made in byte units for 8-bit data, and in word units for 16-bit data. Data in unshaded areas is not transmitted or received.

Monaural or stereo can be specified for transmit data by the TDLE bit and TDRE bit in SITDAR. Monaural or stereo can be specified for receive data by the RDLE bit and RDRE bit in SIRDAR. To achieve left and right same audio output while stereo is specified for transmit data, specify the TLREP bit in SITDAR. Table 22.8 and table 22.9 show the audio mode specification for transmit data and that for receive data, respectively.



#### **Table 22.8 Audio Mode Specification for Transmit Data**

Note: x: Don't care

#### **Table 22.9 Audio Mode Specification for Receive Data**



Note: Left and right same audio mode is not supported in receive data.

To execute 8-bit monaural transmission or reception, use the left channel.

**Control Data:** Control data is written to or read from by the following registers.

- Transmit control data write: SITCR (32-bit access)
- Receive control data read: SIRCR (32-bit access)

Figure 22.6 shows the control data and bit alignment in SITCR and SIRCR.



**Figure 22.6 Control Data Bit Alignment** 



The number of channels in control data is specified by the CD0E and CD1E bits in SICDAR. Table 22.10 shows the relationship between the number of channels in control data and bit settings.

#### **Table 22.10 Setting Number of Channels in Control Data**



Note: To use only one channel in control data, use channel 0.

#### **22.4.5 Control Data Interface**

Control data performs control command output to the CODEC and status input from the CODEC. The SIOF supports the following two control data interface methods.

- Control by slot position
- Control by secondary FS

Control data is valid only when data length is specified as 16 bits.

**Control by Slot Position (Master Mode 1, Slave Mode 1):** Control data is transferred for all frames transmitted or received by the SIOF by specifying the slot position of control data. This method can be used in both SIOF master and slave modes. Figure 22.7 shows an example of the control data interface timing by slot position control.







**Control by Secondary FS (Slave Mode 2):** The CODEC normally outputs the SIOF\_SYNC signal as synchronization pulse (FS). In this method, the CODEC outputs the secondary FS specific to the control data transfer after 1/2 frame time has been passed (not the normal FS output timing) to transmit or receive control data. This method is valid for SIOF slave mode. The following summarizes the control data interface procedure by the secondary FS.

- Transmit normal transmit data of  $LSB = 0$  (the SIOF forcibly clears 0).
- To execute control data transmission, send transmit data of  $LSB = 1$  (the SIOF forcibly set to 1 by writing SITCR).
- The CODEC outputs the secondary FS.
- The SIOF transmits or receives (stores in SIRCR) control data (data specified by SITCR) synchronously with the secondary FS.

Figure 22.8 shows an example of the control data interface timing by the secondary FS.



**Figure 22.8 Control Data Interface (Secondary FS)** 



### **22.4.6 FIFO**

**Overview:** The transmit and receive FIFOs of the SIOF have the following features.

- 16-stage 32-bit FIFOs for transmission and reception
- The FIFO pointer can be updated in one read or write cycle regardless of access size of the CPU and DMAC. (One-stage 32-bit FIFO access cannot be divided into multiple accesses.)

**Transfer Request:** The transfer request of the FIFO can be issued to the CPU or DMAC as the following interrupt sources.

- FIFO transmit request: TDREQ (transmit interrupt source)
- FIFO receive request: RDREQ (receive interrupt source)

The request conditions for FIFO transmit or receive can be specified individually. The request conditions for the FIFO transmit and receive are specified by the bits TFWM[2:0] and the bits RFWM[2:0] in SIFCTR, respectively. Table 22.11 and table 22.12 summarize the conditions specified by SIFCTR.

#### **Table 22.11 Conditions to Issue Transmit Request**



#### **Table 22.12 Conditions to Issue Receive Request**



The number of stages of the FIFO is always sixteen even if the data area or empty area exceeds the FIFO size (the number of FIFOs). Accordingly, an overflow error or underflow error occurs if data area or empty area exceeds sixteen FIFO stages. The FIFO transmit or receive request is canceled when the above condition is not satisfied even if the FIFO is not empty or full.

**Number of FIFOs:** The number of FIFO stages used in transmission and reception is indicated by the following register.

- Transmit FIFO: The number of empty FIFO stages is indicated by the bits TFUA[4:0] in SIFCTR.
- Receive FIFO: The number of valid data stages is indicated by the bits RFUA[4:0] in SIFCTR. The above indicate possible data numbers that can be transferred by the CPU or DMAC.



## **22.4.7 Transmit and Receive Procedures**

**Transmission in Master Mode:** Figure 22.9 shows an example of settings and operation for master mode transmission.



Note: \* When interrupts due to transmit data underflow are enabled, after setting the no. 6 transmit data, the TXE bit should be set to 1.



RENESAS

**Reception in Master Mode:** Figure 22.10 shows an example of settings and operation for master mode reception.



**Figure 22.10 Example of Receive Operation in Master Mode** 



**Transmission in Slave Mode:** Figure 22.11 shows an example of settings and operation for slave mode transmission.



**Figure 22.11 Example of Transmit Operation in Slave Mode** 



**Reception in Slave Mode:** Figure 22.12 shows an example of settings and operation for slave mode reception.



**Figure 22.12 Example of Receive Operation in Slave Mode** 



**Transmit/Receive Reset:** The SIOF can separately reset the transmit and receive units by setting the following bits to 1.

- Transmit reset: TXRST bit in SICTR
- Receive reset: RXRST bit in SICTR

Table 22.13 shows the details of initialization upon transmit or receive reset.

<b>Type</b>	<b>Objects Initialized</b>
Transmit reset	Stop transmitting form the SIOF_TXD (high level is outputted)
	Transmit FIFO write pointer
	TCRDY, TFEMP, and TDREQ bits in SISTR
	<b>TXE bit in SICTR</b>
Receive reset	Stop receiving form the SIOF RXD
	Receive FIFO write pointer
	RCRDY, RFFUL, and RDREQ bits in SISTR
	<b>RXE bit in SICTR</b>

**Table 22.13 Transmit and Receive Reset**



### **22.4.8 Interrupts**

The SIOF has one type of interrupt.

**Interrupt Sources:** Interrupts can be issued by several sources. Each source is shown as an SIOF status in SISTR. Table 22.14 lists the SIOF interrupt sources.





Whether an interrupt is issued or not as the result of an interrupt source is determined by the SIIER settings. If an interrupt source is set to 1 and the corresponding bit in SIIER is set to 1, an SIOF interrupt is issued.



**Regarding Interrupt Source:** The transmit sources and receive sources are signals indicating the SIOF state; after being set, if the state changes, they are automatically cleared by the SIOF.

When the DMA transfer is used, a DMA transfer request of the FIFO is disabled for one cycle at the end of that DMA transfer.

**Processing when Errors Occur:** On occurrence of each of the errors indicated as a status in SISTR, the SIOF performs the following operations.

- Transmit FIFO underflow (TFUDF) The immediately preceding transmit data is again transmitted.
- Transmit FIFO overflow (TFOVF) The contents of the transmit FIFO are protected, and the write operation causing the overflow is ignored.
- Receive FIFO overflow (RFOVF) Data causing the overflow is discarded and lost.
- Receive FIFO underflow (RFUDF) An undefined value is output on the bus.
- FS error (FSERR)

The internal counter is reset according to the signal in which an error occurs.

- Assign error (SAERR)
	- If the same slot is assigned to both serial data and control data, the slot is assigned to serial data.
	- If the same slot is assigned to two control data items, data cannot be transferred correctly.



### **22.4.9 Transmit and Receive Timing**

Examples of the SIOF serial transmission and reception are shown in figure 22.13 to figure 22.19.

**8-bit Monaural Data (1):** Synchronous pulse method, falling edge sampling, slot No.0 used for transmit and receive data, an frame length  $= 8$  bits



**Figure 22.13 Transmit and Receive Timing (8-Bit Monaural Data (1))**

**8-bit Monaural Data (2):** Synchronous pulse method, falling edge sampling, slot No.0 used for transmit and receive data, and frame length  $= 16$  bits



**Figure 22.14 Transmit and Receive Timing (8-Bit Monaural Data (2))**

**16-bit Monaural Data:** Synchronous pulse method, falling edge sampling, slot No.0 used for transmit and receive data, and frame length  $= 64$  bits



**Figure 22.15 Transmit and Receive Timing (16-Bit Monaural Data)**

**16-bit Stereo Data (1):** L/R method, rising edge sampling, slot No.0 used for left channel data, slot No.1 used for right channel data, and frame length  $=$  32 bits



**Figure 22.16 Transmit and Receive Timing (16-Bit Stereo Data (1))**

RENESAS

**16-bit Stereo Data (2):** L/R method, rising edge sampling, slot No.0 used for left-channel transmit data, slot No.1 used for left-channel receive data, slot No.2 used for right-channel transmit data, slot No.3 used for right-channel receive data, and frame length  $= 64$  bits



**Figure 22.17 Transmit and Receive Timing (16-Bit Stereo Data (2))**

**16-bit Stereo Data (3):** Synchronous pulse method, falling edge sampling, slot No.0 used for leftchannel data, slot No.1 used for right-channel data, slot No.2 used for control data for channel 0, slot No.3 used for control data for channel 1, and frame length  $= 128$  bits



**Figure 22.18 Transmit and Receive Timing (16-Bit Stereo Data (3))**



**16-bit Stereo Data (4):** Synchronous pulse method, falling edge sampling, slot No.0 used for leftchannel data, slot No.2 used for right-channel data, slot No.1 used for control data for channel 0 , slot No.3 used for control data for channel 1, and frame length  $= 128$  bits



**Figure 22.19 Transmit and Receive Timing (16-Bit Stereo Data (4))**

**Synchronization-Pulse Output Mode at End of Each Slot (SYNCAT Bit = 1):** Synchronous pulse method, falling edge sampling, slot No.0 used for left-channel data, slot No.1 used for rightchannel data, slot No.2 used for control data for channel 0, slot No.3 used for control data for channel 1, and frame length  $= 128$  bits

In this mode, valid data must be set to slot No. 0.



**Figure 22.20 Transmit and Receive Timing (16-Bit Stereo Data)**

RENESAS
# Section 23 Serial Protocol Interface (HSPI)

This LSI incorporates one channel of the Serial Protocol Interface (HSPI).

# **23.1 Features**

The HSPI has the following features.

- Operating mode: Master mode or Slave mode.
- The transmit and receive sections within the module are double buffered to allow duplex communication.
- A flexible peripheral clock division strategy allows a wide range of bit rates to be supported.
- The programmable clock control logic allows setting for two different transmit protocols and accommodates transmit and receive functions on either edge of the serial bit clock.
- Error detection logic is provided for warning of the receive buffer overflow.
- The HSPI has a facility to generate the chip select signal to slave modules when configured as a master mode either automatically as part of the data transfer process, or under the manual control of the host processor.



Figure 23.1 is a block diagram of the HSPI.



**Figure 23.1 Block Diagram of HSPI** 

# **23.2 Input/Output Pins**

The input/output pins of the HSPI is shown in table 23.1.

#### **Table 23.1 Pin Configuration**



Note: These pins are multiplexed with the SCIF channel 0, FLCTL, GPIO and mode control pins.

# **23.3 Register Descriptions**

Table 23.2 shows the HSPI register configuration. Table 23.3 shows the register states in each processing mode.

### **Table 23.2 Register Configuration**



Note: To clear the flag, only 0s are written to bits 4 and 3.

#### **Table 23.3 Register States of HSPI in Each Processing Mode**





### **23.3.1 Control Register (SPCR)**

SPCR is a 32-bit readable/writable register that controls the transfer data of shift timing and specifies the clock polarity and frequency.







The serial bit clock frequency can be computed using the following formula:

Peripheral clock frequency Initial division ratio  $\times$  ((Clock division count + 1)  $\times$  2) Serial bit clock frequency = -

When the HSPI is configured as a slave, the IDIV and CLKC bits are ignored and the HSPI synchronizes to the externally supplied serial bit clock. The maximum value of the external serial bit clock that the module can operate with is peripheral clock frequency / 8.

If any of the FBS, CLKP, IDIV or CLKC bit values are changed, then the HSPI will undergo the HSPI software reset.

#### **23.3.2 Status Register (SPSR)**

SPSR is a 32-bit readable/writable register. The status flag in SPSR can confirm whether the HSPI correctly operates or not. If the ROIE bit in SPSCR is set to 1, an interrupt request is generated due to the occurrence of the receive buffer overrun error or the warning of the receive buffer overrun error. When the TFIE bit in SPSCR is set to 1, an interrupt request is generated by the transmit complete status flag. If the appropriate enable bit in SPSCR is set to 1, an interrupt request is generated due to the receive FIFO halfway, receive FIFO full, transmit FIFO empty, or transmit FIFO halfway flag. If the RNIE bit in SPSCR is set to 1, an interrupt request is generated when the receive FIFO is not empty.











Note: \* These bits are readable/writable bits. When writing 0, these bits are initialized, while writing 1 is ignored.

### **23.3.3 System Control Register (SPSCR)**

SPSCR is a 32-bit readable/writable register that enables or disables interrupts or FIFO mode, selects either LSB first or MSB first in transmitting/receiving date, and master or slave mode.

If any of the FFEN, LMSB, CSA or MASL bit values are changed, then the module will undergo the HSPI software reset.











### **23.3.4 Transmit Buffer Register (SPTBR)**

SPTBR is a 32-bit readable/writable register that stores data to be transmitted.







# **23.3.5 Receive Buffer Register (SPRBR)**



SPRBR is a 32-bit read-only register that stores the number of received data.



# **23.4 Operation**

### **23.4.1 Operation Overview without DMA (FIFO Mode Disabled)**

Figure 23.2 shows the flow of a transmit/receive operation procedure.





Depending on the settings of SPCR, the master transmits data to the slave on either the falling or rising edge of HSPI\_CLK and samples data from the slave on the opposite edge. The data transfer between the master and slave completes when the transmit complete status flag (TXFN) in SPSR is set to 1. This flag should be used to identify when an HSPI transfer event (byte transmitted and byte received) has occurred, even in the case where the HSPI module is being used to receive data only (null data being transmitted). By default data is transmitted MSB first, but LSB first is also possible depending on how the LMSB bit in SPSCR is set.

During the transmit function the slave responds by sending data to the master synchronized with the HSPI\_CLK from the master transmitted. Data from the slave is sampled and transferred to the shift register in the module and on completion of the transmit function, is transferred to SPRBR.

The HSPI CS pin is used to select the HSPI module when the HSPI is configured as a slave, and prepare it to receive data from an external master. When the FBS bit in SPCR is 0, the HSPI\_CS pin must be driven high between successive bytes. When the  $FBS = 1$ , the HSPI\_CS pin can stay low for several byte transmissions. In this case, if the system is configured such that the FBS is always 1, then the HSPI\_CS line can be fixed at ground (if the HSPI will only be used as a slave).

### **23.4.2 Operation Overview with DMA**

The operation of the HSPI when DMA is used to perform transmit and receive data transfers is simpler than when DMA is not used. The HSPI must be configured as in the case for transfers without DMA. FIFO mode must be disabled. The DMA controller (DMAC) should then be configured to transfer the required amount of data. DMA requests can then be enabled in the HSPI module and the transfers will then take place without further processor intervention. When the DMAC indicates that all transfers have ended then the DMA request signals in the HSPI module should be disabled to remove any remaining DMA requests. This is necessary as the HSPI module will always request data to transmit.

# **23.4.3 Operation with FIFO Mode Enabled**

In order to reduce the interrupt overhead on the processor in the case for operation without DMA mode, FIFO mode has been provided. When FIFO mode is enabled, up to 8 bytes can be written in advance for transmission and up to 8 bytes can be received before the receive FIFO needs to be read. To transfer the specified amount of data between the HSPI module and an external device, follow the following procedure:

- 1. Set up the module for the required HSPI transfer characteristics (master/slave, clock polarity etc.) and enable FIFO mode.
- 2. Write bytes into the transmit FIFO via SPTBR. If more than 8 bytes are to be transmitted then enable the transmit FIFO halfway interrupt to keep track of the FIFO level as data is transmitted.
- 3. Respond to the transmit FIFO halfway interrupt when it occurs by writing more data to the transmit FIFO and reading data from the receive FIFO via SPRBR.
- 4. When all of the transmit data has been written into the transmit FIFO, disable the transmit FIFO halfway interrupt and read the contents of the receive FIFO until it is empty. Enable the receive FIFO not empty interrupt to keep track of when the final bytes of the transfer are received.
- 5. Respond to the receive FIFO not empty interrupt until all the expected data has been received.

6. Disable the module until it is required again.

In some applications, an undefined amount of data will received from an external HSPI device. If this is the case, follow the following procedure:

- 1. Set up the module for the required HSPI transfer characteristics (master/slave, clock polarity etc.) and enable FIFO mode.
- 2. Fill the transmit FIFO with the data to transmit. Enable the receive FIFO not empty interrupt.
- 3. Respond to the receive FIFO not empty interrupt and read data from the receive FIFO until it is empty. Write more data to the transmit FIFO if required.
- 4. Disable the module when the transfer is to stop.

#### **23.4.4 Timing Diagrams**

The following diagrams explain the timing relationship of all shift and sample processes in the HSPI. Figure 23.3 shows the conditions when  $FBS = 0$ , while figure 23.4 shows the conditions when FBS  $= 1$ . It can be seen that if CLKP in SPCR is 0 then transmit data is shifted on the falling edge of HSPI\_CLK and receive data is sampled on the rising edge. The opposite is true when  $CLKP = 1.$ 



**Figure 23.3 Timing Conditions when FBS = 0** 





**Figure 23.4 Timing Conditions when FBS = 1** 

# **23.4.5 HSPI Software Reset**

If any of the FBS, CLKP, IDIV or CLKC bit values are changed, then the HSPI software reset is generated. The receive and transmit FIFO pointers can be initialized by the HSPI software reset. The data transmission after the HSPI software reset should protect transmitting and receiving protocol of HSPI, and please perform it from the first. A guarantee of operation is not offered other than it.

While the master device is not transferring data and the HSPI is in slave mode, the HSPI software reset should be generated before asserting the HSPI\_CS. This prevent the HSPI from receiving an erroneous data.

# **23.4.6 Clock Polarity and Transmit Control**

SPCR also allows the user to define the shift timing for transmit data and polarity. The FBS bit in SPCR allows selection between two different transfer formats. The MSB or LSB is valid on the falling edge of HSPI\_CS. The CLKP bit in SPCR allows for control of the polarity select block which controls which edges of HSPI\_CLK shift and sample data in the master and slave.

# **23.4.7 Transmit and Receive Routines**

The master and slave can be considered linked together as a circular shift register synchronized with HSPI\_CLK. The transmit byte from the master is replaced with the receive byte from the slave in eight HSPI\_CLK cycles. Both the transmit and receive functions are double buffered to allow for continuous reads and writes. When FIFO mode is enabled eight entry FIFOs are available for both transmit and receive data.

# Section 24 Multimedia Card Interface (MMCIF)

This LSI supports a multimedia card interface (MMCIF). The MMC mode interface can be utilized. The MMCIF is a clock-synchronous serial interface that transmits/receives data that is distinguished in terms of command and response. A number of commands/responses are predefined in the multimedia card. As the MMCIF specifies a command code and command type/response type upon the issuance of a command, commands extended by the secure multimedia card (Secure-MMC) and additional commands can be supported in the future within the range of combinations of currently defined command types/response types.

# **24.1 Features**

The MMCIF has the following features:

- Interface that complies with The MultiMediaCard System Specification Version 3.1
- Supports MMC mode
- Incorporates 64 data-transfer FIFOs of 16 bits
- Supports DMA transfer
- Four interrupt sources

FIFO empty/full (FSTAT), command/response/data transfer complete (TRAN), transfer error (ERR), and FIFO ready (FRDY)

• Interface via the MCCLK output (transfer clock output) pin, the MCCMD input/output (command output/response input) pin, and the MCDAT input/output (data input/output) pin



Figure 24.1 shows a block diagram of the MMCIF.



**Figure 24.1 Block Diagram of MMCIF** 

# **24.2 Input/Output Pins**

Table 24.1 summarizes the pins of the MMCIF.

#### **Table 24.1 Pin Configuration**



Note: For insertion/detachment of a card or for signals switching over between open-drain and CMOS modes, use ports of this LSI.

These pins are multiplexed with the SCIF channel 1, GPIO, and mode control pins.

# **24.3 Register Descriptions**

Table 24.2 shows the MMCIF register configuration. Table 24.3 shows the register states in each processing mode.

### **Table 24.2 Register Configuration**







# **Table 24.3 Register States of HSPI in Each Processing Mode**







[Legend] x: Undefined

# **24.3.1 Command Registers 0 to 5 (CMDR0 to CMDR5)**

The CMDR registers are six 8-bit registers. A command is written to CMDR as shown in table 24.4, and the command is transmitted when the START bit in CMDSTRT is set to 1. Each command is transmitted in order form the MSB (bit 7) in CMDR0 to the LSB (bit 0) in CMDR5.

### **Table 24.4 CMDR Configuration**



• CMDR0 to CMDR4





#### • CMDR5





## **24.3.2 Command Start Register (CMDSTRT)**

CMDSTRT is an 8-bit readable/writable register that triggers the start of command transmission, representing the start of a command sequence. The following operations should have been completed before the command sequence starts.

- Analysis of prior command response, clearing the command response register write if necessary
- Analysis/transfer of receive data of prior command if necessary
- Preparation of transmit data of the next command if necessary
- Setting of CMDTYR, RSPTYR, TBCR and TBNCR
- Setting of CMDR0 to CMDR4

The CMDR0 to CMDR4, CMDTYR, RSPTYR, TBCR and TBNCR registers should not be changed until command transmission has ended (during the CWRE flag in CSTR has been set to 1 or until command transmit end interrupt has occurred).

Command sequences are controlled by the sequencers in both the MMCIF side and the MMC card side. Normally, these operate synchronously. However, if an error occurs or a command is aborted, these may become temporarily unsynchronized. Be careful when setting the CMDOFF bit in OPCR, issuing the CMD12 command, or processing an error in MMC mode. A new command sequence should be started only after the end of the command sequence on both the MMCIF and card sides is confirmed. See section24.4, Operation when an error occurred.





### **24.3.3 Operation Control Register (OPCR)**

OPCR is an 8-bit readable/writable register that aborts command operation, and suspends or continues data transfer.









In write data transmission, the contents of the command response and data response should be analyzed, and then transmission should be triggered. In addition, the data transmission should be temporarily halted by FIFO full/empty, and it should be resumed when the preparation has been completed.

In multiple block transfer, the transfer should be temporarily halted at every block break to select either to continue to the next block or to abort the multiple block transfer command by issuing the CMD12 command. To continue to the next block, the RD\_CONTI and DATAEN bits should be set to 1. To issue the CMD12 command, the CMDOFF bit should be set to 1 to abort the command sequence on the MMCIF side. When using the auto-mode for a pre-defined multiple block transfer, the setting of the RD\_CONTI bit or the DATAEN bit between blocks can be omitted.



# **24.3.4 Card Status Register (CSTR)**

CSTR indicates the MMCIF status during command sequence execution.









### **24.3.5 Interrupt Control Registers 0 to 2 (INTCR0 to INTCR2)**

The INTCR registers enable or disable interrupts.

• INTCR0









### • INTCR1







### • INTCR2







# **24.3.6 Interrupt Status Registers 0 to 2 (INTSTR0 to INTSTR2)**

The INTSTR registers enable or disable MMCIF interrupts FSTAT, TRAN, ERR and FRDY.

### • INTSTR0











### • INTSTR1







### • INTSTR2




#### **24.3.7 Transfer Clock Control Register (CLKON)**

CLKON controls the transfer clock frequency and clock ON/OFF.

At this time, use a sufficiently slow clock for transfer through open-drain type output in MMC mode.

In a command sequence, do not perform clock ON/OFF or frequency modification.







# **24.3.8 Command Timeout Control Register (CTOCR)**

CTOCR specifies the period to generate a timeout for the command response.

The counter (CTOUTC), to which the peripheral bus does not have access, counts the transfer clock to monitor the command timeout. The initial value of CTOUTC is 0, and CTOUTC starts counting the transfer clock from the start of command transmission. CTOUTC is cleared and stops counting the transfer clock when command response reception has been completed, or when the command sequence has been aborted by setting the CMDOFF bit to 1.

When the command response cannot be received, CTOUTC continues counting the transfer clock, and enters the command timeout error state when the number of transfer clock cycles reaches the number specified in CTOCR. When the CTERIE bit in INTCR1 is set to 1, the CTERI flag in INTSTR1 is set. As CTOUTC continues counting transfer clock, the CTERI flag setting condition is repeatedly generated. To perform command timeout error handling, the command sequence should be aborted by setting the CMDOFF bit to 1, and then the CTERI flag should be cleared to prevent extra-interrupt generation.



Note: If R2 response (17-byte command response) is requested and CTSEL0 is cleared to 0, a timeout is generated during response reception. Therefore, set CTSEL0 to 1.

#### **24.3.9 Transfer Byte Number Count Register (TBCR)**

TBCR is an 8-bit readable/writable register that specifies the number of bytes to be transferred (block size) for each single block transfer command. TBCR specifies the number of data block bytes not including the start bit, end bit, and CRC.

The multiple block transfer command corresponds to the number of bytes of each data block. This setting is ignored by the stream transfer command.





## **24.3.10 Mode Register (MODER)**

MODER is an 8-bit readable/writable register that specifies the MMCIF operating mode. The following sequence should be repeated when the MMCIF uses the multimedia card: Send a command, wait for the end of the command sequence and the end of the data busy state, and send a next command.

The series of operations from command sending, command response reception, data transmission/reception, and data response reception is called as the command sequence. The command sequence starts from sending a command by setting the START bit in CMDSTRT to 1, and ends when all necessary data transmission/reception and response reception have been completed. The multimedia card supports the data busy state such that only the specific command is accepted to write/erase data to/from the flash memory in the card during command sequence execution and after command sequence execution has ended. The data busy state is indicated by a low level output from the card side to the MCDAT pin.





#### **24.3.11 Command Type Register (CMDTYR)**

CMDTYR is an 8-bit readable/writable register that specifies the command format in conjunction with RSPTYR. Bits TY1 and TY0 specify the existence and direction of transfer data, and bits TY6 to TY2 specify the additional settings. All of bits TY6 to TY2 should be cleared to 0 or only one of them should be set to 1. Bits TY6 to TY2 can only be set to 1 if the corresponding settings in TY1 and TY0 allow that setting. If these bits are not set correctly, the operation cannot be guaranteed. When executing a single block transaction, set TY1 and TY0 to 01 or 10, and TY6 to TY2 to all 0s.







#### **24.3.12 Response Type Register (RSPTYR)**

RSPTYR is an 8-bit readable/writable register that specifies command format in conjunction with CMDTYR. Bits RTY2 to RTY0 specify the number of response bytes, and bits RTY5 and RTY4 specify the additional settings.



RENESAS



Note: When checking R2 response, read the value of RSPR0 to RSPR16 after receiving the response and check them by software.

Table 24.5 summarizes the correspondence between the commands described in the MultiMediaCard System Specification Version 3.1 and the settings of the CMDTYR and RSPTYR registers.



#### **Table 24.5 Correspondence between Commands and Settings of CMDTYR and RSPTYR**



Notes: A blank: Means value 0.

1. These commands are not supported after MMCA Ver3.1 specification cards.

- 2. Set the TY6 bit and clear the TY2 bit when the transfer block number is set in advance, clear the TY6 bit and set the TY2 bit when the transfer block number is not set.
- 3. Set this bit when using secure MMC multiple block transaction.
- 4. Set this bit when checking CRC of command and response other than R2. Note that it is impossible to check CRC of R2.
- 5. Set these bits to 01 in read and 10 in write access.



### **24.3.13 Transfer Block Number Counter (TBNCR)**

A value other than 0 must be written to the TBNCR register if a multiple block transfer is selected through the TY5 and TY6 bits in the CMDTYR. Set the transfer block number in the TBNCR. The value of TBNCR is decremented by one as each block transfer is executed and the command sequence ends when the TBNCR value equals 0.







## **24.3.14 Response Registers 0 to 16, D (RSPR0 to RSPR16, RSPRD)**

RSPR0 to RSPR16 are command response registers, which are seventeen 8-bit registers. RSPRD is an 8-bit CRC status register.

The number of command response bytes differs according to the command. The number of command response bytes can be specified by RSPTYR in the MMCIF. The command response is shifted-in from bit 0 in RSPR16, and shifted to the number of command response bytes  $\times$  8 bits. Table 24.6 summarizes the correspondence between the number of command response bytes and valid RSPR register.



#### **Table 24.6 Correspondence between Command Response Byte Number and RSPR**

RSPR0 to RSPR16 are simple shift registers. A command response that has been shifted in is not automatically cleared, and it is continuously shifted until it is shifted out from bit 7 in RSPR0. To clear unnecessary bytes to H'00, write an arbitrary value to each RSPR.

Clearing an RSPR is completed two transfer clock cycles after an arbitrary value is written to the RSPR.

• RSPR0 to RSPR16





#### • RSPRD





### **24.3.15 Data Timeout Register (DTOUTR)**

DTOUTR specifies the period to generate a data timeout. The 16-bit counter (DTOUTC) and a prescaler, to which the peripheral bus does not have access, count the peripheral clock to monitor the data timeout. The prescaler always counts the peripheral clock, and outputs a count pulse for every 10,000 peripheral clock cycles. The initial value of DTOUTC is 0, and DTOUTC starts counting the prescaler output from the start of the command sequence. DTOUTC is cleared when the command sequence has ended, or when the command sequence has been aborted by setting the CMDOFF bit to 1, after which the DTOUTC stops counting the prescaler output.

When the command sequence does not end, DTOUTC continues counting the prescaler output, and enters the data timeout error states when the number of prescaler outputs reaches the number specified in DTOUTR. When the DTERIE bit in INTCR1 is set to 1, the DTERI flag in INTSTR1 is set. As DTOUTC continues counting prescaler output, the DTERI flag setting condition is repeatedly generated. To perform data timeout error handling, the command sequence should be aborted by setting the CMDOFF bit to 1, and then the DTERI flag should be cleared to prevent extra-interrupt generation.

For a command with data busy status, data timeout cannot be monitored since the command sequence is terminated before entering the data busy state. Timeout in the data busy state should be monitored by firmware.





### **24.3.16 Data Register (DR)**

DR is a register for reading/writing FIFO data.

Word/byte access is enabled to addresses of this register.





The following shows examples of DR access.

When data is written to DR in the following steps 1 to 4, the transmit data is stored in the FIFO as shown in figure 24.2.

- 1. Write word data H'0123 to DR.
- 2. Write byte data H'45 to DR.
- 3. Write word data H'6789 to DR.
- 4. Write byte data H'AB to DR.

When the receive data is stored in the FIFO as shown in figure 24.2 (for example, after data is started to be received while the FIFO is empty and data is received in the order of H'01, H'23, ..., H'AB), data can be read from DR in the following steps 5 to 8.

- 5. Read byte data H'01 from DR.
- 6. Read word data H'2345 from DR.
- 7. Read byte data H'67 from DR.
- 8. Read word data H'89AB from DR.



**Figure 24.2 DR Access Example** 

### **24.3.17 FIFO Pointer Clear Register (FIFOCLR)**

The FIFO write/read pointer is cleared by writing an arbitrary value to FIFOCLR.





## **24.3.18 DMA Control Register (DMACR)**

DMACR sets DMA request signal output. DMAEN enables or disables a DMA request signal. The DMA request signal is output based on a value that has been set to SET2 to SET0.





# **24.4 Operation**

The multimedia card is an external storage media that can be easily connected or disconnected. The MMCIF operates in MMC mode.

Insert a card and supply power to it. Then operate the MMCIF by applying the transfer clock after setting an appropriate transfer clock frequency.

Do not connect or disconnect the card during command sequence execution or in the data busy state.

## **24.4.1 Operations in MMC Mode**

MMC mode is an operating mode in which the transfer clock is output from the MCCLK pin, command transmission/response receive occurs via the MCCMD pin, and data is transmitted/received via the MCDAT pin. In this mode the next command can be issued while data is being transmitted/received.

This feature is efficient for multiple block or stream transfer. In this case, the next command is the CMD12 command, which aborts the current command sequence.

In MMC mode, broadcast commands that simultaneously issue commands to multiple cards are supported. After information of the inserted cards is recognized by a broadcast command, a relative address is given to each card. One card is selected by the relative address, other cards are deselected, and then various commands are issued to the selected card.

Commands in MMC mode are basically classified into three types: broadcast, relative address, and flash memory operation commands. The card can be operated by issuing these commands appropriately according to the card state.

## **(1) Operation of Broadcast Commands**

CMD0, CMD1, CMD2, and CMD4 are broadcast commands. These commands and the CMD3 command comprise a sequence assigning relative addresses to individual cards. In this sequence, the CMD output format is open drain, and the command response is wired-OR. During the issuance of this command sequence, the transfer clock frequency should be set to a sufficiently low value.



- All cards are initialized to the idle state by CMD0.
- The operation condition registers (OCR) of all cards are read via wired-OR and cards that cannot operate are deactivated by CMD1. The cards that are not deactivated enter the ready state.
- The card identifications (CID) of all cards in the ready state are read via wired-OR by CMD2. Each card compares it's CID and data on the MCCMD, and if they are different, the card aborts the CID output. Only one card in which the CID can be entirely output enters the acknowledge state. When the R2 response is necessary, set CTOCR to H'01.
- A relative address (RCA) is given to the card in the acknowledge state by CMD3. The card to which the RCA is given enters the standby state.
- By repeating CMD2 and CMD3, RCAs are given to all cards in the ready state to make them enter the standby state.

## **(2) Operation of Relative Address Commands**

CMD7, CMD9, CMD10, CMD13, CMD15, CMD39, and CMD55 are relative address commands that address the card by RCA. The relative address commands are used to read card administration information and original information, and to change the specific card states.

CMD7 sets one addressed card to the transfer state, and the other cards to the standby state. Only the card in the transfer state can execute flash-memory operation commands, other than broadcast or relative-address commands.

### **(3) Operation of Commands Not Requiring Command Response**

Some broadcast commands do not require a command response.

Figure 24.3 shows an example of the command sequence for commands that do not require a command response.

Figure 24.4 shows the operational flow for commands that do not require a command response.

- Make settings to issue the command.
- Set the START bit in CMDSTRT to 1 to start command transmission. MCCMD must be kept driven until the end bit output is completed.
- The end of the command sequence is detected by poling the BUSY flag in CSTR or by the command transmit end interrupt (CMDI).



**Figure 24.3 Example of Command Sequence for Commands Not Requiring Command Response** 





**Figure 24.4 Example of Operational Flow for Commands Not Requiring Command Response** 

### **(4) Operation of Commands without Data Transfer**

Broadcast, relative address, and flash memory operation commands include a number of commands that do not include data transfer. Such commands execute the desired data transfer using command arguments and command responses. For a command that is related to timeconsuming processing such as flash memory write/erase, the card indicates the data busy state via the MCDAT.

Figures 24.5 and 24.6 show examples of the command sequence for commands without data transfer.

Figure 24.7 shows the operational flow for commands without data transfer.

- Make settings to issue the command.
- Set the START bit in CMDSTRT to 1 to start command transmission. Command transmission completion can be confirmed by the command transmit end interrupt (CMDI).
- The command response is received from the card. If the card returns no command response, the command response is detected by the command timeout error (CTERI).
- The end of the command sequence is detected by poling the BUSY flag in CSTR or by the command response receive end interrupt (CRPI).
- Check whether the state is data busy through the DTBUSY bit in CSTR. If data busy is detected, the end of the data busy state is then detected through the data busy end interrupt (DBSYI).
- Write the CMDOFF bit to 1, if a CRC error (CRCERI) or a command timeout error (CTERI) occurs.
- The MCCMD and MCDAT pins go to the high impedance state when the MMCIF and the MMC card do not drive the bus and the input level of these pins are high because they are pulled-up internally.



**Figure 24.5 Example of Command Sequence for Commands without Data Transfer (No Data Busy State)** 



**Figure 24.6 Example of Command Sequence for Commands without Data Transfer (with Data Busy State)** 





**Figure 24.7 Example of Operational Flow for Commands without Data Transfer** 



#### **(5) Commands with Read Data**

Flash memory operation commands include a number of commands involving read data. Such commands confirm the card status by the command argument and command response, and receive card information and flash memory data from the MCDAT pin.

In multiple block transfer, two transfer methods can be used; one is open-ended and another one is pre-defined. Open-ended operation is suspended for each block transfer and an instruction to continue or end the command sequence is waited for. For pre-defined operation, the block number of the transmission is set before transfer.

When the FIFO is full between blocks in multiple block transfer, the command sequence is suspended. Once the command sequence is suspended, process the data in FIFO if necessary before allowing the command sequence to continue.

Note: In multiple block transfer, when the command sequence is ended (the CMDOFF bit is written to 1) before command response reception (CRPI), the command response may not be received correctly. Therefore, to receive the command response correctly, the command sequence must be continued (set the RD\_CONT bit to 1) until the command response reception ends.

Figures 24.8 to 24.11 show examples of the command sequence for commands with read data.

Figures 24.12 to 24.14 show the operational flows for commands with read data.

- Make settings to issue the command, and clear FIFO.
- Set the START bit in CMDSTRT to 1 to start command transmission. MCCMD must be kept driven until the end bit output is completed. Command transmission completion can be confirmed by the command transmit end interrupt (CMDI).
- The command response is received from the card. If the card does not return the command response, the command response is detected by the command timeout error (CTERI).
- Read data is received from the card.
- The inter-block suspension in multiple block transfer and suspension by the FIFO full are detected by the data transfer end interrupt (DTI) and FIFO full interrupt (FFI), respectively. To continue the command sequence, the RD\_CONTI bit in OPCR should be set to 1. To end the command sequence, the CMDOFF bit in OPCR should be set to 1, and CMD12 should be issued. Unless the sequence is suspended in pre-defined multiple block transfer, CMD12 is not needed.
- The end of the command sequence is detected by poling the BUSY flag in CSTR, by the data transfer end interrupt (DTI) or pre-defined multiple block transfer end (BTI).
- Write the CMDOFF bit to 1 if a CRC error (CRCERI) or a command timeout error (CTERI) occurs in the command response reception.
- Clear the FIFO by writing the CMDOFF bit to 1, when CRC error (CRCERI) and data timeout error (DTERI) occurs in the read data reception.



**Figure 24.8 Example of Command Sequence for Commands with Read Data (Block Size** ≤ **FIFO Size)** 



**Figure 24.9 Example of Command Sequence for Commands with Read Data (Block Size > FIFO Size)** 





**Figure 24.10 Example of Command Sequence for Commands with Read Data (Multiple Block Transfer)** 





Section 24 Multimedia Card Interface (MMCIF)

**Figure 24.11 Example of Command Sequence for Commands with Read Data (Stream Transfer)** 







**Figure 24.13 Example of Operational Flow for Commands with Read Data (1) (Open-ended Multiple Block Transfer)** 



**Figure 24.13 Example of Operational Flow for Commands with Read Data (2) (Open-ended Multiple Block Transfer)** 



**Figure 24.13 Example of Operational Flow for Commands with Read Data (3) (Pre-defined Multiple Block Transfer)** 



**Figure 24.13 Example of Operational Flow for Commands with Read Data (4) (Pre-defined Multiple Block Transfer)** 



**Figure 24.14 Example of Operational Flow for Commands with Read Data (Stream Transfer)** 



#### **(6) Commands with Write Data**

Flash memory operation commands include a number of commands involving write data. Such commands confirm the card status by the command argument and command response, and transmit card information and flash memory data via the MCDAT pin. For a command that is related to time-consuming processing such as flash memory write, the card indicates the data busy state via the MCDAT pin.

In multiple block transfer, two transfer methods can be used; one is open-ended and the other is pre-defined. Open-ended operation is suspended for each block transfer and an instruction to continue or end the command sequence is waited for. For pre-defined operation, the block number of the transmission is set before transfer.

When the FIFO is full between blocks in multiple block transfer, the command sequence is suspended. Once the command sequence is suspended, process the data in FIFO if necessary before allowing the command sequence to continue.

Figures 24.15 to 24.18 show examples of the command sequence for commands with write data.

Figures 24.19 to 24.21 show the operational flows for commands with write data.

- Make settings to issue a command, and clear FIFO.
- Set the START bit in CMDSTRT to 1 to start command transmission. MCCMD must be kept driven until the end bit output is completed.
- Command transmission completion can be confirmed by the command transmit end interrupt (CMDI).
- The command response is received from the card.
- If the card returns no command response, the command response is detected by the command timeout error (CTERI).
- Set the write data to FIFO.
- Set the DATAEN bit in OPCR to 1 to start write data transmission. MCDAT must be kept driven until the end bit output is completed.
- Inter-block suspension in multiple block transfer and suspension according to the FIFO empty are detected by the data response interrupt (DRPI) and FIFO empty interrupt (FEI), respectively. To continue the command sequence, set the next data to FIFO and set the DATAEN bit in OPCR to 1. To end the command sequence, set the CMDOFF bit in OPCR to 1 and issue CMD12. Unless the sequence is suspended in pre-defined multiple block transfer, CMD12 is not needed.



- The end of the command sequence is detected by poling the BUSY flag in CSTR, data transfer end interrupt (DTI), data response interrupt (DRPI), or pre-defined multiple block transfer end (BTI).
- The data busy state is checked through DTBUSY in CSTR. If the card is in data busy state, the end of the data busy state is detected by the data busy end interrupt (DBSYI).
- Write the CMDOFF bit to 1 if a CRC error (CRCERI) or a command timeout error (CTERI) occurs in the command response reception.
- Write the CMDOFF bit to 1 if a CRC error (CRCERI) or a data timeout error (DTERI) occurs in the write data transmission.
- Note: In a write to the card by stream transfer, the MMCIF continues data transfer to the card even after a FIFO empty interrupt is detected. In this case, complete the command sequence after at least 24 transfer clock cycles.


**Figure 24.15 Example of Command Sequence for Commands with Write Data (Block Size** ≤ **FIFO Size)** 







**Figure 24.16 Example of Command Sequence for Commands with Write Data (Block Size > FIFO Size)** 



**Figure 24.17 Example of Command Sequence for Commands with Write Data (Multiple Block Transfer)** 





**Figure 24.18 Example of Command Sequence for Commands with Write Data (Stream Transfer)** 



**Figure 24.19 Example of Operational Flow for Commands with Write Data (Single Block Transfer)** 



**Figure 24.20 Example of Operational Flow for Commands with Write Data (1) (Open-ended Multiple Block Transfer)** 





n (DRPI): Number of DRPI from write sequence starts

**Figure 24.20 Example of Operational Flow for Commands with Write Data (2) (Open-ended Multiple Block Transfer)** 



**Figure 24.20 Example of Operational Flow for Commands with Write Data (3) (Pre-defined Multiple Block Transfer)** 



**Figure 24.20 Example of Operational Flow for Commands with Write Data (4) (Pre-defined Multiple Block Transfer)** 



**Figure 24.21 Example of Operational Flow for Commands with Write Data (Stream Transfer)** 

### **24.5 MMCIF Interrupt Sources**

Table 24.7 lists the MMCIF interrupt sources. The interrupt sources are classified into four groups, and four interrupt vectors are assigned. Each interrupt source can be individually enabled by the enable bits in INTCR0 to INTCR2. Disabled interrupt sources do not set the flag.

<b>Name</b>	Interrupt source	Interrupt flag
<b>FSTAT</b>	FIFO empty	FEI
	FIFO full	<b>FFI</b>
<b>TRAN</b>	Data response	<b>DRPI</b>
	Data transfer end	DTI
	Command response receive end	<b>CRPI</b>
	Command transmit end	<b>CMDI</b>
	Data busy end	<b>DBSYI</b>
<b>ERR</b>	CRC error	CRCERI*
	Data timeout error	<b>DTERI</b>
	Command timeout error	<b>CTERI</b>
<b>FRDY</b>	FIFO ready	<b>FRDYI</b>

**Table 24.7 MMCIF Interrupt Sources** 

Note: Except for CRC error of R2 command and response.



### **24.6 Operations when Using DMA**

#### **24.6.1 Operation in Read Sequence**

In order to transfer data in FIFO with the DMAC, set MMCIF (DMACR) after setting the DMAC\*. Transmit the read command after setting DMACR.

Figure 24.22 to 24.24 shows the operational flow for a read sequence.

- Clear FIFO and make settings in DMACR.
- Read command transmission is started.
- Command response is received from the card.
- Read data is received from the card.
- After the read sequence, data remains in FIFO. If necessary, write 100 to SET[2:0] in DMACR to read all data from FIFO.
- Confirm that the DMAC transfer is completed and set the DMAEN bit in DMACR to 0.
- Set the CMDOFF bit to 1 and clear DMACR to H'00 if a CRC error (CRCERI) or a command timeout error (CTERI) occurs in the command response reception.
- Set the CMDOFF bit to 1, clear DMACR to H'00, and clear FIFO if a CRC error (CRCERI) or a data timeout error (DTERI) occurs in the read data reception.

When using DMA, next block read is resumed automatically when the AUTO bit in DMACR is set to 1 and normal read is detected after the block transfer end of a pre-defined multiple block transfer. Figure 24.25 shows the operational flow for a pre-defined multiple block read using automode.

- Clear FIFO.
- Set the block number to TBNCR.
- Set DMACR.
- Read command transmission is started.
- Command response is received from the card.
- Read data is received from the card.
- Detect the command timeout error (CTERI) if a command response is not received from the card.
- The end of the command sequence is detected by poling the BUSY flag in CSTR or through the pre-defined multiple block transfer end flag (BTI).
- An error in a command sequence (during data reception) is detected through the CRC error flag or data timeout flag. When these flags are detected, set the CMDOFF bit in OPCR to 1, issue CMD12 and suspend the command sequence.
- The data remains in FIFO after the read sequence end. Set the SET[2:0] bits in DMACR to 100 to read all data in FIFO if necessary.
- Confirm the DMA transfer end and clear the DMAEN bit in DMACR to 0.
- Set the CMDOFF bit to 1 and clear DMACR to H'00 if a CRC error (CRCERI) or a command timeout error (CTERI) occurs in the command response reception.
- Set the CMDOFF bit to 1, clear DMACR to H'00, and clear FIFO if a CRC error (CRCERI) or a data timeout error (DTERI) occurs in the read data reception.
- Note: \* In multiple block transfer, when the command sequence is ended (the CMDOFF bit is written to 1) before command response reception (CRPI), the command response may not be received correctly. Therefore, to receive the command response correctly, the command sequence must be continued (set the RD\_CONT bit to 1) until the command response reception ends.

Access from the DMAC to FIFO must be done in bytes or words.





**Figure 24.22 Example of Read Sequence Flow (Single Block Transfer)** 



**Figure 24.23 Example of Read Sequence Flow (1) (Open-ended Multiple Block Transfer)** 







**Figure 24.23 Example of Read Sequence Flow (2) (Open-ended Multiple Block Transfer)** 



**Figure 24.23 Example of Read Sequence Flow (3) (Pre-defined Multiple Block Transfer)** 



**Figure 24.23 Example of Read Sequence Flow (4) (Pre-defined Multiple Block Transfer)** 

Section 24 Multimedia Card Interface (MMCIF)



**Figure 24.24 Example of Operational Flow for Stream Read Transfer** 





**Figure 24.25 Example of Operational Flow for Auto-mode Pre-defined Multiple Block Read Transfer (1)** 



**Figure 24.25 Example of Operational Flow for Auto-mode Pre-defined Multiple Block Read Transfer (2)** 



#### **24.6.2 Operation in Write Sequence**

To transfer data to FIFO with the DMAC, set MMCIF (DMACR) after setting the DMAC. Then, start transfer to the card after a FIFO ready interrupt. Figure 24.26 to 24.28 shows the operational flow for a write sequence.

- Clear FIFO.
- Transmit write command.
- Make settings in DMACR, and set write data to FIFO.
- Check whether data exceeding the DMACR setting condition is written to FIFO by a FIFO ready interrupt (FRDYI) or DMAC has transferred all data to FIFO. Then set 1 to the DATAEN bit in OPCR to start write-data transmission.

In a write to the card by stream transfer, the MMCIF continues data transfer to the card even after a FIFO empty interrupt is detected. Therefore, complete the write sequence after at least 24 card clock cycles.

- Confirm that the DMAC transfer is completed and be sure to clear the DMAEN bit in DMACR to  $0$ .
- Set the CMDOFF bit to 1 if a CRC error (CRCERI) or a data timeout error (DTERI) occurs in the command response reception.
- Set the CMDOFF bit to 1, clear FIFO, and clear DMACR to H'00 if a CRC error (CRCERI) or a data timeout error (DTERI) occurs in the write data transmission.

When using DMA, an inter-block interrupt can be processed by hardware in pre-defined multiple block transfer by setting the AUTO bit in DMACR to 1. Figure 24.29 shows the operational flow for a pre-defined multiple block write sequence using auto-mode.

- Clear FIFO.
- Set the block number to TBNCR.
- Set the START bit in CMDSTRT to 1 and begin command transmission.
- Command response is received from the card.
- A command timeout error (CTERI) is detected if a command response is not received from the card.
- Set DMACR and write data in FIFO.
- Confirm that the DMA transfer has been completed and clear the DMAEN bit in DMACR to  $\Omega$ .
- Detect the end of the command sequence by poling the BUSY flag in CSTR or through the pre-defined multiple block transfer end flag (BTI).
- An error in a command sequence (during data transmission) is detected through the CRC error flag (CRCERI) or data timeout error flag (DTERI). When these flags are detected, set the CMDOFF bit in OPCR to 1, issue CMD12 (Stop Tran in SPI mode), and suspend the command sequence.
- Confirm there is no data busy state. Detect the data busy end flag (DBSYI) in the data busy state.
- Detect whether in the data busy state through the DTBUSY bit in CSTR after data transfer end (after DRPI is detected). If still in the data busy state, wait for the DBSY flag to confirm that the data busy state has ended.
- Set the CMDOFF bit to 1 and end the command sequence.
- Set the CMDOFF bit to 1 and clear DMACR to H'00 if a CRC error (CRCERI) or a command timeout error (CTERI) occurs in the command response reception.
- Set the CMDOFF bit to 1, clear DMACR to H'00, and clear FIFO if a CRC error (CRCERI) or a data timeout error (DTERI) occurs in the write data transmission.

Note: Access from the DMAC to FIFO must be done in bytes or words.





**Figure 24.26 Example of Write Sequence Flow (1) (Single Block Transfer)** 





**Figure 24.26 Example of Write Sequence Flow (2) (Single Block Transfer)** 



**Figure 24.27 Example of Write Sequence Flow (1) (Open-ended Multiple Block Transfer)** 





**Figure 24.27 Example of Write Sequence Flow (2) (Open-ended Multiple Block Transfer)** 



**Figure 24.27 Example of Write Sequence Flow (3) (Pre-defined Multiple Block Transfer)** 



**Figure 24.27 Example of Write Sequence Flow (4) (Pre-defined Multiple Block Transfer)** 



**Figure 24.28 Example of Operational Flow for Stream Write Transfer** 



**Figure 24.29 Example of Operational Flow for Auto-mode Pre-defined Multiple Block Write Transfer (1)** 









## **24.7 Register Accesses with Little Endian Specification**

When the little endian is specified, the access size for registers or that for memory where the corresponding data is stored should be fixed. For example, if data read from the MMCIF with the word size is written to memory and then it is read from memory with the byte size, data misalignment occurs.





# Section 25 Audio Codec Interface (HAC)

The HAC, the audio codec digital controller interface, supports bidirectional data transfer which is a subset of Audio Codec 97 (AC'97) revision 2.1. The HAC provides serial transmission to /reception from the AC97 codec. Each channel of the HAC can be connected to a single audio codec device.

The HAC carries out data extraction from/insertion into audio frames. For data slots within both receive and transmit frames, the PIO transfer by the CPU or the DMA transfer by the DMAC can be used.

### **25.1 Features**

The HAC has the following features:

- Supports Digital interface to a subset of a single AC'97 revision 2.1 Audio Codec
- PIO transfer of status slots 1 and 2 in Rx frames
- PIO transfer of command slots 1 and 2 in Tx frames
- PIO transfer of data slots 3 and 4 in Rx frames
- PIO transfer of data slots 3 and 4 in Tx frames
- Selectable 16-bit or 20-bit DMA transfer of data slots 3 and 4 in Rx frames
- Selectable 16-bit or 20-bit DMA transfer of data slots 3 and 4 in Tx frames
- Accommodates various sampling rates by qualifying slot data with tag bits and monitoring the Tx frame request bits of Rx frames
- Generates data ready, data request, overrun and underrun interrupts
- Supports cold reset, warm reset, and power-down mode



Figure 25.1 shows a block diagram of the HAC.



**Figure 25.1 Block Diagram** 

### **25.2 Input/Output Pins**

Table 25.1 describes the HAC pin configuration.

#### **Table 25.1 Pin Configuration**



Note: These pins are multiplexed with the SIOF, SSI and GPIO pins.
# **25.3 Register Descriptions**

Table 25.2 shows the HAC register configuration. Table 25.3 shows the register states in each processing mode.

# **Table 25.2 Register Configuration**



#### **Table 25.3 Register States of HAC in Each Processing Mode**





# **25.3.1 Control and Status Register (HACCR)**

HACCR is a 32-bit read/write register for controlling input/output and monitoring the interface status.







To place the off-chip codec device into the power-down mode, write 1 to bit 12 of the register index 26 in the off-chip codec via the HAC. When entering the power-down mode, the off-chip codec stops HAC\_BITCLK and suspends the normal operation. The off-chip codec acts in the same manner at power-on. To resume the normal operation, perform a cold reset or a warm reset on the off-chip codec.



# **25.3.2 Command/Status Address Register (HACCSAR)**

HACCSAR is a 32-bit read/write register that specifies the address of the codec register to be read /written. When requesting a write to/read from a codec register, write the command register address to HACCSAR. Then the HAC transmits this register address to the codec via slot 1.

After the codec has responded to a read request (HACRSR.STARY = 1), the status address received via slot 1 can be read out from HACCSAR.









# **25.3.3 Command/Status Data Register (HACCSDR)**

HACCSDR is a 32-bit read/write data register used for accessing the codec register. Write the command data to HACCSDR. The HAC then transmits the data to the codec via slot 2.

After the codec has responded to a read request (HACRSR.STDRY  $= 1$ ), the status data received via slot 2 can be read out from HACCSDR. In both read and write, HACCSAR stores the related codec register address.







# **25.3.4 PCM Left Channel Register (HACPCML)**

HACPCML is a 32-bit read/write data register used for accessing the left channel of the codec in digital audio recording or stream playback. To transmit the PCM playback left channel data to the codec, write the data to HACPCML. To receive the PCM record left channel data from the codec, read HACPCML. The data is left justified to accommodate a codec with ADC/DAC resolution of 20 bits or less.







## In 16-bit packed DMA mode, HACPCML is defined as follows:





# **25.3.5 PCM Right Channel Register (HACPCMR)**

HACPCMR is a 32-bit read/write register used for accessing the right channel of the codec in digital audio recording or stream playback. To transmit the PCM playback right channel data to the codec, write the data to HACPCMR. To receive the PCM record right channel data from the codec, read HACPCMR. The data is left justified to accommodate a codec with ADC/DAC resolution of 20-bit or less.







# **25.3.6 TX Interrupt Enable Register (HACTIER)**

HACTIER is a 32-bit read/write register that enables or disables HAC TX interrupts.





# **25.3.7 TX Status Register (HACTSR)**

0 to the bit will initialize it.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Bit: Initial value: 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W: Bit: Initial value: R/W: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 00 0 0 0 0 R R R R R R R/W R/W PLT FUN<br>0 PRT<br>FUN FUN PLT FRQ<br>1 CMD  $\frac{DMT}{1}$ CMD  $\frac{AMT}{1}$ **PRT** FRQ<br>1  $\overline{\circ}$ 

HACTSR is a 32-bit read/write register that indicates the status of the HAC TX controller. Writing







of HACCSAR is 0 and TX12\_ATOMIC is 1, take the following steps:

- 1. Initialize CMDDMT and CMDAMT before first accessing a codec register after HAC initialization by any reset event.
- 2. After making the settings in HACCSDR and HACCSAR, poll CMDDMT and CMDAMT until they are cleared to 1, and then initialize these bits.
- 3. Now the next write to a register is available.
- 2. These bits are read/write. Writing 0 to the bit initializes it but writing 1 has no effect.

# **25.3.8 RX Interrupt Enable Register (HACRIER)**

HACRIER is a 32-bit read/write register that enables or disables HAC RX interrupts.





# **25.3.9 RX Status Register (HACRSR)**

HACRSR is a 32-bit read/write register that indicates the status of the HAC RX controller. Writing 0 to the bit will initialize it.







Note: \* This register is read/write. Writing 0 to the bit initializes it but writing 1 has no effect.

# **25.3.10 HAC Control Register (HACACR)**

HACACR is a 32-bit read/write register used for controlling the HAC interface.









# **25.4 AC 97 Frame Slot Structure**

Figure 25.2 shows the AC97 frame slot structure. This LSI supports slots 0 to 4 only. Slots 5 to 12 are out of scope.



**Figure 25.2 AC97 Frame Slot Structure** 

#### **Table 25.4 AC97 Transmit Frame Structure**



Notes: \* There is no register for unsupported functions.





#### **Table 25.5 AC97 Receive Frame Structure**

Notes: \* There is no register for unsupported functions.

# **25.5 Operation**

#### **25.5.1 Receiver**

The HAC receiver receives serial audio data input on the HAC\_SDIN pin, synchronous to HAC\_BITCLK. From slot 0, the receiver extracts tag bits that indicate which other slots contain valid data. It will update the receive data only when receiving valid slot data indicated by the tag bits.

Supporting data only in slots 1 to 4, the receiver ignores tag bits and data related to slots 5 to 12. It loads valid slot data to the corresponding shift register to hold the data for PIO or DMA transfer, and sets the corresponding status bits. It is possible to read 20-bit data within a 32-bit register using PIO.

In the case of RX overrun, the new data will overwrite the current data in the RX buffer of the HAC.



## **25.5.2 Transmitter**

The HAC transmitter outputs serial audio data on the HAC\_SDOUT pin, synchronous to HAC BIT CLK. The transmitter sets the tag bits in slot 0 to indicate which slots in the current frame contain valid data. It loads data slots to the current TX frame in response to the corresponding slot request bits from the previous RX frame.

The transmitter supports data only in slots 1 to 4. The TX buffer holds data that has been transferred using PIO or DMA, and sets the corresponding status bit. It is possible to write 20-bit data within a 32-bit register using PIO.

In the case of a TX underrun, the HAC will transmit the current TX buffer data until the next data arrives.

# **25.5.3 DMA**

The HAC supports DMA transfer for slots 3 and 4 of both the RX and TX frames. Specify the slot data size for DMA transfer, 16 or 20 bits, with the DMARX16 and DMATX16 bits in HACACR.

When the data size is 20 bits, transfer of data slots 3 and 4 requires two local bus access cycles. Since each of the receiver and transmitter has its DMA request, the stereo mode generates a DMA request for slots 3 and 4 separately. The mono mode generates a DMA request for just one slot.

When the data size is 16 bits, data from slots 3 and 4 are packed into a single 32-bit quantity (left data and right data are in PCML), which requires only one local bus access cycle.

It may be necessary to halt a DMA transfer before the end count is reached, depending on system applications. If so, clear the corresponding DMA bit in HACACR to 0 (DMA disabled). To resume a DMA transfer, reprogram the DMAC and then set the corresponding DMA bit to 1 (DMA enabled).

#### **25.5.4 Interrupts**

Interrupts can be used for flag events from the receiver and transmitter. Make the setting for each interrupt in the corresponding interrupt enable register. Interrupts include a request to the CPU to read/write slot data, overrun and underrun. To get the interrupt source, read the status register. Writing 0 to the bit will clear the corresponding interrupt.



# **25.5.5 Initialization Sequence**

Figure 25.3 shows an example of the initialization sequence.



**Figure 25.3 Initialization Sequence** 





**Figure 25.4 Sample Flowchart for Off-Chip Codec Register Write** 











**Figure 25.6 Sample Flowchart for Off-Chip Codec Register Read (2)** 



**Figure 25.7 Sample Flowchart for Off-Chip Codec Register Read (3)** 

It is possible to stop the supply of clock to the HAC using the MSTP0 bit in MSTPCR. For details of MSTPCR, refer to section 17, Power-Down Mode.

RENESAS

To cancel module standby mode and resume the supply of clock to the HAC, write 1 to the MSTP0 bit in MSTPCR. After that, it enables all accesses to the HAC.

An example of the procedure to enter the module standby mode is shown below.

- 1. Check that all data transactions have ended. Also check that the transmit buffer of the HAC is empty and the receive buffer of the HAC has been read out to be empty.
- 2. Disable all DMA requests and interrupt requests.
- 3. Place the codec into power-down mode.
- 4. Write 1 to the MSTP0 bit in MSTPCR.

# **25.5.6 Notes**

The HAC\_SYNC signal is generated by the HAC to indicate the position of slot 0 within a frame.

## **25.5.7 Reference**

AC'97 Component Specification, Revision 2.1





# Section 26 Serial Sound Interface (SSI) Module

The serial sound interface (SSI) module is a module designed to send or receive audio data interface with a variety of devices offering Philips format compatibility. It also provides additional modes for other common formats, as well as support for a burst and multi-channel mode.

# **26.1 Features**

The SSI has the following features.

- Number of channels: One channel
- Operating modes: Compressed mode and non-compressed mode The compressed mode is used for continuous bit stream transfer The non-compressed mode supports all serial audio streams divided into channels.
- The SSI module is configured as any of a transmitter or receiver. The serial bus format can be used in the compressed and non-compressed mode.
- Asynchronous transfer between the buffer and the shift register
- Division ratios of the serial bus interface clock can be selected.
- Data transmission/reception can be controlled from the DMAC or interrupt.

Figure 26.1 is a block diagram of the SSI module.





**Figure 26.1 Block Diagram of SSI Module** 

# **26.2 Input/Output Pins**

Table 26.1 lists the pin configurations relating to the SSI module.

#### **Table 26.1 Pin Configuration**



Note: These pins are multiplexed with the SIOF, HAC and GPIO pins.

# **26.3 Register Descriptions**

Table 26.2 shows the SSI register configuration. Table 26.3 shows the register states in each processing mode.

# **Table 26.2 Register Configuration**



Note: \* To clear the flag, only 0s are written to bits 27 and 26.

#### **Table 26.3 Register States of SSI in Each Processing Mode**





# **26.3.1 Control Register (SSICR)**

SSICR is a 32-bit readable/writable register that controls the IRQ, selects each polarity status, and sets operating mode.



















# **26.3.2 Status Register (SSISR)**

SSISR is configured by status flags that indicate the operating status of the SSI module and bits that indicate the current channel number and word number.


















writing 1 is ignored.

# **26.3.3 Transmit Data Register (SSITDR)**

SSITDR is a 32-bit register that stores data to be transmitted.

Data written to SSITDR is transferred to the shift register as it is required for transmission. If the data word length is less than 32 bits then its alignment should be as defined by the PDTA control bit.

Reading this register will return the data in the buffer.



# **26.3.4 Receive Data Register (SSIRDR)**

SSIRDR is a 32-bit register that stores the received data.

Data in SSIRDR is transferred from the shift register as each data word is received. If the data word length is less than 32 bits then its alignment should be as defined by the PDTA control bit in SSICR.





# **26.4 Operation**

#### **26.4.1 Bus Format**

The SSI module can operate as a transmitter or a receiver and can be configured into many serial bus formats in either mode.

The bus formats can be one of eight major modes as shown in table 26.4.

<b>Bus Format</b>	TPMD	CPEN	<b>SCKD</b>	SWSD	즶	<b>MUEN</b>	DIEN	ĨΠ	<b>OIEN</b>	<b>Man</b>	ᇛ	PDTA	<b>SDTA</b>	<b>SPDP</b>	SWSP	<b>SCKP</b>	<b>SWL[2:0]</b>	DWL[2:0]	CHNL[1:0]	
Non-Compressed Slave Receiver	$\Omega$	$\Omega$	$\Omega$	$\Omega$	Control bits							Configuration bits								
Non-Compressed <b>Slave Transmitter</b>	1	$\Omega$	$\Omega$	$\Omega$																
Non-Compressed <b>Master Receiver</b>	$\Omega$	$\Omega$	1	$\mathbf{1}$																
Non-Compressed <b>Master Transmitter</b>	1	$\Omega$	1	1																
<b>Compressed Slave</b> Receiver	0	1	0/1	$\Omega$	Control bits						Ignored					Configu- ration		Ignored		
<b>Compressed Slave</b> Transmitter	1	1	0/1	$\Omega$											bits					
Compressed <b>Master Receiver</b>	$\Omega$	1	0/1	1																
Compressed <b>Master Transmitter</b>	1	1	0/1	1																

**Table 26.4 Bus Formats of SSI Module** 

# **26.4.2 Non-Compressed Modes**

The non-compressed mode is designed to support all serial audio streams which are split into channels. It can support Philips, Sony and Matsushita modes as well as many more variants on these modes.

# **(1) Slave Receiver**

This mode allows the SSI module to receive serial data from another device. The clock and word select signals used for the serial data stream are also supplied from an external device. If these signals do not conform to the format as specified in the SSI module then operation is not guaranteed.

# **(2) Slave Transmitter**

 This mode allows the SSI module to transmit serial data to another device. The clock and word select signals used for the serial data stream are also supplied from an external device. If these signals do not conform to the format as specified in the SSI module then operation is not guaranteed.

# **(3) Master Receiver**

This mode allows the SSI module to receive serial data from another device. The clock and word select signals are internally derived from the HAC\_BIT\_CLK input clock. The format of these signals is as defined in the SSI module. If the incoming data does not conform to the defined format then operation is not guaranteed.

# **(4) Master Transmitter**

This mode allows the SSI module to transmit serial data to another device. The clock and word select signals are internally derived from the HAC\_BIT\_CLK input clock. The format of these signals is as defined in the configuration bits in the SSI module.

# **(5) Configuration Fields - Word Length Related**

All configuration bits relating to the word length of SSICR are valid in non-compressed modes.

There are many configurations that the SSI module can support and it is not sensible to show all of the Serial Data formats in this document. Some of the combinations are shown below for the popular formats by Philips, Sony, and Matsushita.



#### 1. Philips Format

Figures 26.2 and 26.3 show the supported Philips protocol both with padding and without. Padding occurs when the data word length is smaller than the system word length.



**Figure 26.2 Philips Format (with no Padding)** 



**Figure 26.3 Philips Format (with Padding)** 

Figure 26.4 shows the format used by Sony. Figure 26.5 shows the format used by Matsushita. Padding is assumed in both cases, but may not be present in a final implementation if the system word length equals the data word length.

#### 2. Sony Format



**Figure 26.4 Sony Format (with Serial Data First, Followed by Padding Bits)** 

3. Matsushita Format



**Figure 26.5 Matsushita Format (with Padding Bits First, Followed by Serial Data)** 

## **(6) Multi-Channel Formats**

There are some extend format of the Philips' specification that allows more than 2 channels to be transferred within two system words.

The SSI module supports the transfer of 4, 6 and 8 channels by the use of the CHNL, SWL and DWL bits. It is important that the system word length (SWL) is greater than or equal to the number of channels (CHNL) times the data word length (DWL).

Table 26.5 shows the number of padding bits for each of the valid configurations. If a setup is not valid it does not have a number in the following table and has instead a dash.





In the case of the SSI module configured as a transmitter then each word that is written to SSITDR is transmitted in order on the serial audio bus.

In the case of the SSI module configured as a receiver each word received on the Serial Audio Bus is presented for reading in order by SSIRDR.

Figures 26.6 to 26.8 show how 4, 6 and 8 channels are transferred on the serial audio bus.

Note that there are no padding bits in the first example, serial data is transmitted/received first and followed by padding bits in the second example, and padding bits are transmitted/received first and followed by serial data in the third example. This selection is purely arbitrary.



**Figure 26.6 Multi-channel Format (4 Channels, No Padding)** 



**Figure 26.7 Multi-channel Format (6 Channels with High Padding)** 





# **(7) Configuration Fields - Signal Format Fields**

There are several more configuration bits in non-compressed mode which will now be demonstrated. These bits are NOT mutually exclusive, however some configurations will probably not be useful for any other device.

They are demonstrated by referring to the following basic sample format shown in figure 26.9.



# **Figure 26.9 Basic Sample Format (Transmit Mode with Example System/Data Word Length)**

In figure 26.9, system word length of 6 bits and a data word length of 4 bits are used. Neither of these are possible with the SSI module but are used only for clarification of the other configuration bits.

1. Inverted Clock



**Figure 26.10 Inverted Clock** 

#### 2. Inverted Word Select





## 3. Inverted Padding Polarity



**Figure 26.12 Inverted Padding Polarity** 

4. Padding Bits First, Followed by Serial Data, with Delay



**Figure 26.13 Padding Bits First, Followed by Serial Data, with Delay** 

#### 5. Padding Bits First, Followed by Serial Data, without Delay



**Figure 26.14 Padding Bits First, Followed by Serial Data, without Delay** 

6. Serial Data First, Followed by Padding Bits, without Delay



**Figure 26.15 Serial Data First, Followed by Padding Bits, without Delay** 

7. Parallel Right Aligned with Delay



**Figure 26.16 Parallel Right Aligned with Delay** 



#### 8. Mute Enabled



**Figure 26.17 Mute Enabled** 

#### **26.4.3 Compressed Modes**

The compressed mode is used to transfer a continuous bit stream. This would typically be a compressed bit stream which requires downstream decoding.

In streaming transfer (burst mode not enabled) there is no concept of a data word. However in order to receive and transmit it is necessary to transfer between the serial bus and word formatted memory. Therefore the word boundary selection is arbitrary during receive/transmit and must be dealt with by another module. When burst mode is enabled then data bits being transmitted can be identified by virtue of the fact that the serial clock output is only activated when there is a word to be output and only the required number of clock pulses necessary to clock out each 32-bit word are generated. The serial bit clock stops at a low level when  $SSCR.SCKP = 0$ , and at a high level when  $SSCR.SCKP = 1$ . Note burst mode is only valid in the context of the SSI module being a transmitter of data. Burst mode data cannot be received by this module.

Data is transmitted and received in blocks of 32 bits, and the first bit received/transmitted bit is bit 31 when stored in memory.

The word select pin in this mode does not act as a system word start signal as in non-compressed mode, but instead is used to indicate that the receiver can receive another data burst, or the transmitter can transmit another data burst.

Figures 26.18 and 26.19 show the compressed mode data transfer, with burst mode disabled, and enabled, respectively.



**Figure 26.18 Compressed Data Format, Slave Transmitter, Burst Mode Disabled** 



**Figure 26.19 Compressed Data Format, Slave Transmitter, and Burst Mode Enabled** 

## **(1) Slave Receiver**

This mode allows the module to receive a serial bit stream from another device and store it in memory.

The shift register clock can be supplied from an external device or from an internal clock.

The word select pin is used as an input flow control. Assuming that  $SWSP = 0$  if  $SSI_WS$  is high then the module will receive the bit stream in blocks of 32 bits, one data bit per clock. If SSI\_WS goes low then the module will complete the current 32-bit block and then stop any further reception, until SSI\_WS goes high again.

## **(2) Slave Transmitter**

This mode cannot be used.



## **(3) Master Receiver**

This mode allows the SSI module to receive a serial bit stream from another device and store it in memory.

The shift register clock can be supplied from an external device or from an internal clock.

The word select pin is used as an output flow control. The module always asserts the word select signal to indicate it can receive more data continuously. It is the responsibility of the host CPU to ensure it can transmit data to the SSI module in time to ensure no data is lost.

## **(4) Master Transmitter**

This mode allows the module to transmit a serial bit stream from internal memory to another device.

The shift register clock can be supplied from an external device or from an internal clock.

The word select pin is used as an output flow control. The module always asserts the word select signal to indicate it will transmit more data continuously. Word select signal is not asserted until the first word is ready to transmit however. It is the responsibility of the receiving device to ensure it can receive the serial data in time to ensure no data is lost.

When the configuration for data transfer is completed, the SSI module can work with the minimum interaction with CPU. The CPU specifies settings for the SSI module and DMAC then handles overflow/ underflow interrupts if required.

# **26.4.4 Operation Modes**

There are three modes of operation: configuration, enabled and disabled. Figure 26.20 shows the transition diagram between these operation modes.



**Figure 26.20 Transition Diagram between Operation Modes** 

## **(1) Configuration Mode**

This mode is entered after the module is released from reset. All required settings in the control register should be defined in this mode, before the SSI module is enabled by setting the EN bit.

Setting the EN bit causes the SSI module to enter the module enabled mode.

# **(2) Module Enabled Mode:**

Operation of the module in this mode depends on the selected operating mode. For details, see section 26.4.5, Transmit Operation and section 26.4.6, Receive Operation.



# **26.4.5 Transmit Operation**

Transmission can be controlled in one of two ways: either DMA or an interrupt driven.

DMA driven is preferred to reduce the CPU load. In DMA control mode, an underflow or overflow of data or DMAC transfer end is notified by using an interrupt.

The alternative is using the interrupts that the SSI module generates to supply data as required. This mode has a higher interrupt load as the SSI module is only double buffered and will require data to be written at least every system word period.

When disabling the SSI module, the SSI clock\* must be supplied continuously until the module enters in the idle state, indicated by the IIRQ bit.

Figure 26.21 shows the transmit operation in the DMA controller mode. Figure 26.22 shows the transmit operation in the Interrupt controller mode.

Note:  $*$  SCKD = 0: Clock input through the SSI\_SCK pin  $SCKD = 1$ : Clock input through the SSI\_CLK pin

#### **(1) Transmission Using DMA Controller**



**Figure 26.21 Transmission Using DMA Controller** 

## **(2) Transmission using Interrupt Data Flow Control**



**Figure 26.22 Transmission using Interrupt Data Flow Control** 

# **26.4.6 Receive Operation**

As with transmission the reception can be controlled in one of two ways: either DMA or an interrupt driven.

Figures 26.23 and 26.24 show the flow of operation.

When disabling the SSI module, the SSI clock must be supplied continuously until the module enters in the idle state, which is indicated by the IIRQ bit.

Note:  $*$  SCKD = 0: Clock input through the SSI\_SCK pin  $SCKD = 1$ : Clock input through the SSI\_CLK pin



## **(1) Reception Using DMA Controller**



## **Figure 26.23 Reception using DMA Controller**





**Figure 26.24 Reception using Interrupt Data Flow Control** 



When an underflow or overflow error condition is met, the CHNO[1:0] and SWNO bits can be used to recover the SSI module to a known status. When an underflow or overflow occurs, the host CPU can read the number of channels and the number of system words to determine what point the serial audio stream has reached. In the transmitter case, the host CPU can skip forward through the data it wants to transmit until it finds the sample data that matches what the SSI module is expecting to transmit next, and so resynchronize with the audio data stream. In the receiver case, the host CPU can skip forward storing null sample data until it is ready to store the sample data that the SSI module is indicating that it will receive next to ensure consistency of the number of received data, and so resynchronize with the audio data stream.

# **26.4.7 Serial Clock Control**

This function is used to control and select which clock is used for the serial bus interface.

If the serial clock direction is set to input  $(SCKD = 0)$ , the SSI module is in clock slave mode, then the bit clock that is used in the shift register is derived from the SSI\_SCK pin.

If the serial clock direction is set to output  $(SCKD = 1)$ , the SSI Module is in clock master mode, and the shift register uses the bit clock derived from the HAC\_BIT\_CLK input pin or its clock divided. This input clock is then divided by the ratio in the serial oversampling clock division ratio (CKDV) bit in SSICR and used as the bit clock in the shift register.

In either case, the SSI SCK pin output is the same as the bit clock.

# **26.5 Usage Note**

# **26.5.1 Restrictions when an Overflow Occurs during Receive DMA Operation**

If an overflow occurs during receive DMA operation, the module must be reactivated.

The receive buffer of SSI has 32-bit common register both left channel and right channel. If an overflow occurs under the condition of control register (SSICR) data-word length (DWL2 to DWL0) is 32-bit and system-word length (SWL2 to SWL0) is 32-bit, SSI has received the data at right channel that should be received at left channel.

If an overflow occurs through an overflow error interrupt or overflow error status flag (the OIRQ bit in SSISR), disable the DMA transfer of the SSI to halt its operation by writing 0 to the EN bit and DMEN bit in SSICR (then terminate the DMA setting). And clear the overflow status flag by writing 0 to the OIRQ bit, set the DMA again and transfer restart.





# Section 27 NAND Flash Memory Controller (FLCTL)

The NAND flash memory controller (FLCTL) provides interfaces for an external NAND-type flash memory.

# **27.1 Features**

# **NAND-Type Flash Memory Interface:**

- Read or write in sector\* units  $(512 + 16 \text{ bytes})$
- Read or write in byte units
- Supports up to 512-Mbit of flash memory
- Note:  $*$  An access unit of 512 + 16 bytes is defined as a page in the data sheet for NAND-type flash memory. In this manual, an access unit of  $512 + 16$  bytes is always referred to as a sector.

**Access Modes:** The FLCTL can select one of the following two access modes.

- Command access mode: Performs an access by specifying a command to be issued from the FLCTL to flash memory, address, and data size to be input or output. Read, write, or erasure of data without ECC processing can be achieved.
- Sector access mode: Performs a read or write in physical sector units by specifying a physical sector. By specifying the number of sectors, the continuous physical sectors can be read or written.

Note: ECC generation, error detection and correction must be performed by software.

# **Sectors and Control Codes:**

- A sector is comprised of 512-byte data and 16-byte control code. The 16-byte control code includes 8-byte ECC.
- The position of the ECC in the control code can be specified in 4-byte units.
- User information can be written to the control code other than the ECC.



#### **Data Error:**

- When a program error or erase error occurs, the error is reflected on the error source flags. Interrupts for each source can be specified.
- When an ECC error is detected by software, perform an error correction, specify another sector to be replaced, and copy the contents of the block to another sector as required.

#### **Data Transfer FIFO:**

- The 224-byte FLDTFIFO is incorporated for data transfer of flash memory.
- The 32-byte FLECFIFO is incorporated for data transfer of a control code.
- Flag bit for detecting overrun/underrun during access from the CPU or DMA

## **DMA Transfer:**

• By individually specifying the destinations of data and control code of flash memory to the DMA controller, data and control code can be sent to different areas.

#### **Access Size:**

- Registers can be accessed in 32 bits or 8 bits. Registers must be accessed in the specified access size.
- FIFOs are accessed in 32 bits (4 bytes). Set the byte number for read to a multiple of four, and the byte number for write to a multiple of four.

## **Access Time:**

- The operating frequency of the FLCTL pins can be specified by the FCKSEL bit and the QTSEL bit in the common control register (FLCMNCR), regardless of the operating frequency of the peripheral bus.
- The operating clock FCLK on the pins for the NAND-type flash memory is generated by dividing a peripheral clock (Pck).
- In NAND-type flash memory, the  $\overline{\text{FRE}}$  and  $\overline{\text{FWE}}$  pins operate with the frequency (FCLK) on the pins which common control register (FLCMNCR) designated. To ensure the setup time, this operating frequencies must be specified within the maximum operating frequency of memory to be connected.



Figure 27.1 shows a block diagram of the FLCTL.

**Figure 27.1 FLCTL Block Diagram** 

# **27.2 Input/Output Pins**

The pin configuration of the FLCTL is listed in table 27.1.

#### **Table 27.1 Pin Configuration**



Notes: 1. These pins are multiplexed with the H-UDI pins.

2. These pins are multiplexed with the INTC, H-UDI, GPIO, and mode control pins.

3. This pin is multiplexed with the SCIF channel 0, PCIC, and GPIO pin.

4. These pins are multiplexed with the SCIF0, HSPI, and GPIO pins.

5. This pin is multiplexed with the SCIF channel 0, HSPI, GPIO, and mode control pin.

# **27.3 Register Descriptions**

Table 27.2 shows the FLCTL register configuration. Table 27.3 shows the register states in each processing mode.

## **Table 27.2 Register Configuration of FLCTL**



## **Table 27.3 Register States of FLCTL in Each Processing Mode**



## **27.3.1 Common Control Register (FLCMNCR)**

FLCMNCR is a 32-bit readable/writable register that specifies the type (NAND) of flash memory, access mode, and FCE pin output.









# **27.3.2 Command Control Register (FLCMDCR)**

FLCMDCR is a 32-bit readable/writable register that issues a command in command access mode, specifies address issue, and specifies source or destination of data transfer. In sector access mode, FLCMDCR specifies the number of sector transfers.




Note: \* Refer to figure 27.2 for command stage, address stage and data stage.

#### **27.3.3 Command Code Register (FLCMCDR)**



FLCMCDR is a 32-bit readable/writable register that specifies a command to be issued in command access or sector access.

#### **27.3.4 Address Register (FLADR)**

FLADR is a 32-bit readable/writable register that specifies an address to be output in command access mode. In sector access mode, a physical sector number specified in the physical sector address bits is converted into an address to be output.

• Command Access Mode





#### • Sector Access Mode







#### **27.3.5 Data Counter Register (FLDTCNTR)**

FLDTCNTR is a 32-bit readable/writable register that specifies the number of bytes to be read or written in command access mode.





#### **27.3.6 Data Register (FLDATAR)**

FLDATAR is a 32-bit readable/writable register. It stores input/output data used when 0 is written to the CDSRC bit in FLCMDCR in command access mode.





## **27.3.7 Interrupt DMA Control Register (FLINTDMACR)**

FLINTDMACR is a 32-bit readable/writable register that enables or disables DMA transfer requests or interrupts. A transfer request from the FLCTL to the DMAC is issued after each access mode has been started.















## **27.3.8 Ready Busy Timeout Setting Register (FLBSYTMR)**

FLBSYTMR is a 32-bit readable/writable register that specifies the timeout time when the FRB pin is busy.







## **27.3.9 Ready Busy Timeout Counter (FLBSYCNT)**

FLBSYCNT is a 32-bit read-only register.

The status of flash memory obtained by the status read is stored in the bits STAT[7:0].

The timeout time set in the bits RBTMOUT[19:0] in FLBSYTMR is copied to the bits RBTIMCNT[19:0] and counting down is started when the FRB pin is placed in a busy state. When values in the RBTIMCNT[19:0] become 0, 1 is set to the BTOERB bit in FLINTDMACR, thus notifying that a timeout error has occurred. In this case, an FLSTE interrupt request can be issued if an interrupt is enabled by the RBERINTE bit in FLINTDMACR.





#### **27.3.10 Data FIFO Register (FLDTFIFO)**

FLDTFIFO is used to read or write the data FIFO area.

Note that the direction of read or write specified by the SELRW bit in FLCMDCR must match that specified in this register.





## **27.3.11 Control Code FIFO Register (FLECFIFO)**

FLECFIFO is used to read or write the control code FIFO area.

Note that the direction of read or write specified by the SELRW bit in FLCMDCR must match that specified in this register.





## **27.3.12 Transfer Control Register (FLTRCR)**

Setting the TRSTRT bit to 1 initiates access to flash memory. Access completion can be checked by the TREND bit.







# **27.4 Operation**

#### **27.4.1 Operating Modes**

Two operating modes are supported.

- Command access mode
- Sector access mode

#### **27.4.2 Command Access Mode**

Command access mode accesses flash memory by specifying a command to be issued to flash memory, address, data, read or write direction, and number of times to the registers. In this mode, I/O data can be transferred by the DMA via FLDTFIFO.

**NAND-Type Flash Memory Access:** Figure 27.2 shows an example of read operation for NAND-type flash memory. In this example, the first command is specified as H'00, address data length is specified as 3 bytes, and the number of read bytes is specified as 8 bytes in the data counter.



**Figure 27.2 Read Operation Timing for NAND-Type Flash Memory (1)** 



Figures 27.3 and 27.4 show examples of programming operation for NAND-type flash memory.

**Figure 27.3 Programming Operation Timing for NAND-Type Flash Memory (1)** 



**Figure 27.4 Programming Operation Timing for NAND-Type Flash Memory (2)** 



#### **27.4.3 Sector Access Mode**

In sector access mode, flash memory can be read or programmed in sector units by specifying the number of physical sectors to be accessed.

Since 512-byte data is stored in FLDTFIFO and 16-byte control code is stored in FLECFIFO, the DREQ1EN and DREQ0EN bits in FLINTDMACR can be set to transfer by the DMA.

Figure 27.5 shows the relationship of DMA transfer between sectors in flash memory (data and control code) and memory on the address space.



**Figure 27.5 Relationship between DMA Transfer and Sector (Data and Control Code), and Memory and DMA Transfer** 

**Physical Sector:** Figure 27.6 shows the relationship between the physical sector address of NAND-type flash memory and the address of flash memory.



**Figure 27.6 Relationship between Sector Number and Address Expansion of NAND-Type Flash Memory** 



**Continuous Sector Access:** Continuous physical sectors can be read or written by specifying the start physical sector of NAND-type flash memory and the number of sectors to be transferred. Figure 27.7 shows an example of physical sector specification register and transfer count specification register settings when transferring logical sectors 0 to 40, which are not contiguous because of an unusable sector in NAND-type flash memory.



**Figure 27.7 Sector Access when Unusable Sector Exists in Continuous Sectors**

#### **27.4.4 ECC Error Correction**

The FLCTL does not perform ECC processing. An ECC generation, error detection and correction must be performed by software.

### **27.4.5 Status Read**

The FLCTL can read the status register of a NAND-type flash memory. The data in the status register of a NAND-type flash memory is input through the I/O7 to I/O0 pins and stored in the bits STAT[7:0] in FLBSYCNT. The bits STAT[7:0] in FLBSYCNT can be read by the CPU. If a program error or erase error is detected when the status register value is stored in the bits STAT[7:0] in FLBSYCNT, the STERB bit in FLINTDMACR is set to 1 and generates an interrupt to the CPU if the STERINTE bit in FLINTDMACR is enabled.

**Status Read of NAND-Type Flash Memory:** The status register of NAND-type flash memory can be read by inputting command H'70 to NAND-type flash memory. If programming is executed in command access mode or sector access mode while the DOSR bit in FLCMDCR is set to 1, the FLCTL automatically inputs command H'70 to NAND-type flash memory and reads the status register of NAND-type flash memory. When the status register of NAND-type flash memory is read, the I/O7 to I/O0 pins indicate the following information as described in table 27.4.



#### **Table 27.4 Status Read of NAND-Type Flash Memory**



# **27.5 Example of Register Setting**

Figure 27.8 to 28.10 show examples of register setting and processing flow in each access mode.



**Figure 27.8 NAND Flash Command Access (Block Erase)** 



**Figure 27.9 NAND Flash Sector Access (Flash Write) Using DMA** 



**Figure 27.10 NAND Flash Command Access (Flash Read)** 

# **27.6 Interrupt Sources**

The FLCTL has six interrupt sources: Status error, ready/busy timeout error, ECC error, transfer end, FIFO0 transfer request, and FIFO1 transfer request. Each of the interrupt sources has its corresponding interrupt flag and the interrupt can be requested independently to the CPU if the interrupt is enabled by the interrupt enable bit. Note that the status error and ready/busy timeout error use the common FLSTE interrupt to the CPU.





Note: Flags for the FIFO0 overrun error/underrun error and FIFO1 overrun error/underrun error also exist. However, no interrupt is requested to the CPU.

# **27.7 DMA Transfer Specifications**

The FLCTL can request DMA transfers separately to the data area FLDTFIFO and control code area FLECFIFO. Table 27.6 summarizes DMA transfer enable or disable states in each access mode.

#### **Table 27.6 DMA Transfer Specifications**



For details on DMAC settings, see section 14, Direct Memory Access Controller (DMAC).





# Section 28 General Purpose I/O (GPIO)

## **28.1 Features**

This LSI has twelve general ports (A to H, J to M), which provide 75 input/output pins and 8 output pins in total.

Each port pins is multiplexed pin with on-chip modules, selected of use whether General Purpose I/Os (GPIO) or on-chip modules by port control register (PACR to PHCR and PJCR to PMCR) and on-chip module select register (OMSELR).

The GPIO has the following features.

- Each port pin is multiplexed pin, for which the port control register can set the pin function and pull-up MOS control individually.
- Each port has a data register that stores data for the pins.
- GPIO interrupts are supported\*.
- Note: For GPIO interrupt pins, refer to table 28.1. For GPIO interrupt settings, refer to section 10, Interrupt Controller (INTC).





## **Table 28.1 Multiplexed Pins Controlled by Port Control Registers**









Note: \* A module that uses this pin is selected by OMSELR.



# **28.2 Register Descriptions**

Table 28.2 shows the GPIO register configuration. Table 28.3 shows the register states in each processing mode.

## **Table 28.2 Register Configuration**





Note: \* There are 8-bit and 16-bit registers and access registers in designate size.



## **Table 28.3 Register States of GPIO in Each Processing Mode**



## **28.2.1 Port A Control Register (PACR)**

PACR is a 16-bit readable/writable register that selects the pin function.





#### **28.2.2 Port B Control Register (PBCR)**

PBCR is a 16-bit readable/writable register that selects the pin function.






# **28.2.3 Port C Control Register (PCCR)**

PCCR is a 16-bit readable/writable register that selects the pin function.





### **28.2.4 Port D Control Register (PDCR)**

PDCR is a 16-bit readable/writable register that selects the pin function.







# **28.2.5 Port E Control Register (PECR)**

PECR is a 16-bit readable/writable register that selects the pin function and input pull-up MOS control.







Note: \* Can be selectable the modules that use this pin by on-chip module select register.

# **28.2.6 Port F Control Register (PFCR)**

PFCR is a 16-bit readable/writable register that selects the pin function and input pull-up MOS control.







# **28.2.7 Port G Control Register (PGCR)**

PGCR is a 16-bit readable/writable register that selects the pin function and input pull-up MOS control.









# **28.2.8 Port H Control Register (PHCR)**

PHCR is a 16-bit readable/writable register that selects the pin function and input pull-up MOS control.







Note: \* Can be selectable the modules that use this pin by on-chip module select register.

### **28.2.9 Port J Control Register (PJCR)**

PJCR is a 16-bit readable/writable register that selects the pin function and input pull-up MOS control.





Note: \* Can be selectable the modules that use this pin by on-chip module select register.

# **28.2.10 Port K Control Register (PKCR)**

PKCR is a 16-bit readable/writable register that selects the pin function and input pull-up MOS control.







Note: Can be selectable the modules that use this pin by on-chip module select register.

# **28.2.11 Port L Control Register (PLCR)**

PLCR is a 16-bit readable/writable register that selects the pin function.



# **28.2.12 Port M Control Register (PMCR)**

PMCR is a 16-bit readable/writable register that selects the pin function and input pull-up MOS control.





# **28.2.13 Port A Data Register (PADR)**

PADR is an 8-bit readable/writable register that stores port A data.





### **28.2.14 Port B Data Register (PBDR)**

PBDR is an 8-bit readable/writable register that stores port B data.





# **28.2.15 Port C Data Register (PCDR)**

PCDR is an 8-bit readable/writable register that stores port C data.





# **28.2.16 Port D Data Register (PDDR)**

PDDR is an 8-bit readable/writable register that stores port D data.





# **28.2.17 Port E Data Register (PEDR)**

PEDR is an 8-bit readable/writable register that stores port E data.







# **28.2.18 Port F Data Register (PFDR)**

PFDR is an 8-bit readable/writable register that stores port F data.





### **28.2.19 Port G Data Register (PGDR)**

PGDR is an 8-bit readable/writable register that stores port G data.





### **28.2.20 Port H Data Register (PHDR)**

PHDR is an 8-bit readable/writable register that stores port H data.





#### **28.2.21 Port J Data Register (PJDR)**

PJDR is an 8-bit readable/writable register that stores port J data.





# **28.2.22 Port K Data Register (PKDR)**

PKDR is an 8-bit readable/writable register that stores port K data.





### **28.2.23 Port L Data Register (PLDR)**

PLDR is an 8-bit readable/writable register that stores port L data.





# **28.2.24 Port M Data Register (PMDR)**



PMDR is an 8-bit readable/writable register that stores port M data.

### **28.2.25 Port E Pull-Up Control Register (PEPUPR)**

PEPUPR is an 8-bit readable/writable register that individually controls the pull-up for this port. Bit 6 of this register corresponds to port E6 (PE6), and when the pin is set to the on-chip module, the pull-up control is performed. However, if the pin is set to the GPIO in the PECR, the setting for this register is invalid.







### **28.2.26 Port H Pull-Up Control Register (PHPUPR)**

PHPUPR is an 8-bit readable/writable register that individually controls the pull-up for this port. Each bit of this register corresponds to port H (PH7 to PH0), and when these pins are set to the onchip modules, the pull-up control is performed individually. However, if these pins are set to the GPIO in the PHCR, the setting in this register is invalid.





Note:  $n = 7$  to 0

### **28.2.27 Port J Pull-Up Control Register (PJPUPR)**

PJPUPR is an 8-bit readable/writable register that individually controls the pull-up for this port. Each bit of this register corresponds to port J (PJ5 to PJ0), and when these pins are set to the onchip modules, the pull-up control is performed individually. However, if these pins are set to the GPIO in the PJCR, the setting in this register is invalid.





Note:  $n = 5$  to 0



### **28.2.28 Port K Pull-Up Control Register (PKPUPR)**

PKPUPR is an 8-bit readable/writable register that individually controls the pull-up for this port. Each bit of this register corresponds to port K (PK7 to PK0), and when these pins are set to the onchip modules, the pull-up control is performed individually. However, if these pins are set to the GPIO in the PKCR, the setting in this register is invalid.





Note:  $n = 7$  to 0

### **28.2.29 Port M Pull-Up Control Register (PMPUPR)**

PMPUPR is an 8-bit readable/writable register that individually controls the pull-up for this port. Each bit of this register corresponds to port M (PM7 to PM0), and when these pins are set to the on-chip modules, the pull-up control is performed individually. However, if these pins are set to the GPIO in the PMCR, the setting in this register is invalid.





Note:  $n = 1$  to 0



### **28.2.30 Input-Pin Pull-Up Control Register 1 (PPUPR1)**

PPUPR1 is a 16-bit readable/writable register that individually controls the pull-up for the pin corresponding to each bit of the register field.





### **28.2.31 Input-Pin Pull-Up Control Register 2 (PPUPR2)**

PPUPR2 is a 16-bit readable/writable register that individually controls the pull-up for the pin corresponding to each bit of the register field.







#### **28.2.32 On-chip Module Select Register (OMSELR)**

OMSELR is a 16-bit readable/writable register. Modules using pins multiplexed are specified by this register. For details of pin multiplexing, see table 28.1, Multiplexed Pins Controlled by Port Control Registers.

This register is valid only when on-chip modules are selected by PECR (PE6), PHCR, PJCR, or PKCR.









# **28.3 Usage Example**

# **28.3.1 Port Output Function**

To use the GPIO as an output port, set the corresponding port control register.

To output the data of port data register (PADR to PMDR) from the GPIO output port, write B'01 to the corresponding two bits in port control register (PACR to PMCR).

Then for each output port, the settings of port pull-up control register (PEPUPR, PHPUPR, PJPUPR, PKPUPR and PMPUPR) and on-chip module select register (OMSELR) are invalid.

Figure 28.1 shows an example of port data output timing.

Setting the output data to port data register and then the port outputs the data after one peripheral clock (Pck).



**Figure 28.1 Port Data Output Timing (Example of Port A)** 

# **28.3.2 Port Input function**

To use the GPIO as an input port, set the corresponding port control register.

To input the data from the GPIO port, write B'10 or B'11 to the corresponding two bits in port control register (PACR to PKCR and PMCR). Then the pull-up MOS is off by B'10 and on by B'11. The input data to each port can be read out from the corresponding bit in port data register.

Then for each input port, the settings of port pull-up control register (PEPUPR, PHPUPR, PJPUPR, PKPUPR and PMPUPR) and on-chip module select register (OMSELR) are invalid.

Figure 28.2 shows an example of port data input timing.

The input data from each port can be read out from corresponding port data register after the 2nd rising edge of the peripheral clock (Pck).



**Figure 28.2 Port Data input Timing (Example of Port A)** 

### **28.3.3 On-chip Module Function**

To use the peripheral modules, first select the on-chip module by setting corresponding bit in onchip module select register (OMSELR).

When the corresponding port is input or input/output port, it is necessary for each port to set the pull-up MOS by setting port pull-up control register (PEPUPR, PHPUPR, PJPUPR, PKPUPR and PMPUPR). Write B'0 when pull-up MOS is off or B'1 when pull-up MOS is on to the corresponding bit. For an output port, the pull-up MOS is off regardless of the settings of the port pull-up control register.

After that write B'00 to the corresponding two bits in port control register (PACR to PMCR).




# Section 29 User Break Controller (UBC)

The user break controller (UBC) provides versatile functions to facilitate program debugging. These functions help to ease creation of a self-monitor/debugger, which allows easy program debugging using this LSI alone, without using the in-circuit emulator. Various break conditions can be set in the UBC: instruction fetch or read/write access of an operand, operand size, data contents, address value, and program stop timing for instruction fetch.

## **29.1 Features**

1. The following break conditions can be set.

Break channels: Two (channels 0 and 1)

User break conditions can be set independently for channels 0 and 1, and can also be set as a single sequential condition for the two channels, that is, a sequential break. (Sequential break involves two cases such that the channel 0 break condition is satisfied in a certain bus cycle and then the channel 1 break condition is satisfied in a different bus cycle, and vice versa.)

• Address

When 40 bits containing ASID and 32-bit address are compared with the specified value, all the ASID bits can be compared or masked.

32-bit address can be masked bit by bit, allowing the user to mask the address in desired page sizes such as lower 12 bits (4-Kbyte page) and lower 10 bits (1-Kbyte page).

• Data

32 bits can be masked only for channel 1.

• Bus cycle

The program can break either for instruction fetch (PC break) or operand access.

- Read or write access
- Operand sizes

Byte, word, longword, and quadword are supported.

- 2. The user-designated exception handling routine for the user break condition can be executed.
- 3. Pre-instruction-execution or post-instruction-execution can be selected as the PC break timing.
- 4. A maximum of  $2^{12} 1$  repetition counts can be specified as the break condition (available only for channel 1).



Figure 29.1 shows the UBC block diagram.



**Figure 29.1 Block Diagram of UBC** 

## **29.2 Register Descriptions**

The UBC has the following registers.

#### **Table 29.1 Register Configuration**



Note:  $*$  P4 addresses are used when area P4 in the virtual address space is used, and area 7 addresses are used when accessing the register through area 7 in the physical address space using the TLB.





#### **Table 29.2 Register Status in Each Processing State**

The access size must be the same as the control register size. If the size is different, the register is not written to if attempted, and reading the register returns the undefined value. A desired break may not occur between the time when the instruction for rewriting the control register is executed and the time when the written value is actually reflected on the register. In order to confirm the exact timing when the control register is updated, read the data which has been written most recently. The subsequent instructions are valid for the most recently written register value.

#### **29.2.1 Match Condition Setting Registers 0 and 1 (CBR0 and CBR1)**

CBR0 and CBR1 are readable/writable 32-bit registers which specify the break conditions for channels 0 and 1, respectively. The following break conditions can be set in the CBR0 and CBR1: (1) whether or not to include the match flag in the conditions, (2) whether or not to include the ASID, and the ASID value when included, (3) whether or not to include the data value, (4) operand size, (5) whether or not to include the execution count, (6) bus type, (7) instruction fetch cycle or operand access cycle, and (8) read or write access cycle.

#### • CBR0











Notes: 1. If the data value is included in the match conditions, be sure to specify the operand size.

 2. If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and the match data mask setting register.

#### • CBR1











Notes: 1. If the data value is included in the match conditions, be sure to specify the operand size.

- 2. If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and the match data mask setting register.
- 3. The OCBI instruction is handled as longword write access without the data value, and the PREF, OCBP, and OCBWB instructions are handled as longword read access without the data value. Therefore, do not include the data value in the match conditions for these instructions.

#### **29.2.2 Match Operation Setting Registers 0 and 1 (CRR0 and CRR1)**

CRR0 and CRR1 are readable/writable 32-bit registers which specify the operation to be executed when channels 0 and 1 satisfy the match condition, respectively. The following operations can be set in the CRR0 and CRR1 registers: (1) breaking at a desired timing for the instruction fetch cycle and (2) requesting a break.

• CRR<sub>0</sub>





#### • CRR1





#### **29.2.3 Match Address Setting Registers 0 and 1 (CAR0 and CAR1)**

CAR0 and CAR1 are readable/writable 32-bit registers specifying the virtual address to be included in the break conditions for channels 0 and 1, respectively.





• CAR1

• CAR0





#### **29.2.4 Match Address Mask Setting Registers 0 and 1 (CAMR0 and CAMR1)**

CMAR0 and CMAR1 are readable/writable 32-bit registers which specify the bits to be masked among the address bits specified by using the match address setting register of the corresponding channel. (Set the bits to be masked to 1.)

#### • CAMR0





#### • CAMR1





#### **29.2.5 Match Data Setting Register 1 (CDR1)**

CDR1 is a readable/writable 32-bit register which specifies the data value to be included in the break conditions for channel 1.









### **Table 29.3 Settings for Match Data Setting Register**

Notes: 1. If the data value is included in the match conditions, be sure to specify the operand size.

- 2. The OCBI instruction is handled as longword write access without the data value, and the PREF, OCBP, and OCBWB instructions are handled as longword read access without the data value. Therefore, do not include the data value in the match conditions for these instructions.
- 3. If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and match data mask setting register.

#### **29.2.6 Match Data Mask Setting Register 1 (CDMR1)**

CDMR1 is a readable/writable 32-bit register which specifies the bits to be masked among the data value bits specified using the match data setting register. (Set the bits to be masked to 1.)





#### **29.2.7 Execution Count Break Register 1 (CETR1)**

CETR1 is a readable/writable 32-bit register which specifies the number of the channel hits before a break occurs. A maximum value of  $2^{12} - 1$  can be specified. When the execution count value is included in the match conditions by using the match condition setting register, the value of this register is decremented by one every time the channel is hit. When the channel is hit after the register value reaches H'001, a break occurs.







#### **29.2.8 Channel Match Flag Register (CCMFR)**

CCMFR is a readable/writable 32-bit register which indicates whether or not the match conditions have been satisfied for each channel. When a channel match condition has been satisfied, the corresponding flag bit is set to 1. To clear the flags, write the data containing value 0 for the bits to be cleared and value 1 for the other bits to this register. (The logical AND between the value which has been written and the current register value is actually written to the register.) Sequential operation using multiple channels is available by using these match flags.





#### **29.2.9 Break Control Register (CBCR)**

CBCR is a readable/writable 32-bit register which specifies whether or not to use the user break debugging support function. For details on the user break debugging support function, refer to section 29.4, User Break Debugging Support Function.







## **29.3 Operation Description**

#### **29.3.1 Definition of Words Related to Accesses**

"Instruction fetch" refers to an access in which an instruction is fetched. For example, fetching the instruction located at the branch destination after executing a branch instruction is an instruction access. "Operand access" refers to any memory access accompanying execution of an instruction. For example, accessing an address (PC + disp  $\times$  2 + 4) in the instruction MOV.W@(disp,PC),Rn is an operand access. "Data" is used in contrast to "address".

All types of operand access are classified into read or write access. Special care must be taken in using the following instructions.

- PREF, OCBP, and OCBWB: Instructions for a read access
- MOVCA.L and OCBI: Instructions for a write access
- TAS.B: Instruction for a single read access or a single write access

The operand access accompanying the PREF, OCBP, OCBWB, and OCBI instructions is access without the data value; therefore, do not include the data value in the match conditions for these instructions.

The operand size should be defined for all types of operand access. Available operand sizes are byte, word, longword, and quadword. For operand access accompanying the PREF, OCBP, OCBWB, MOVCA.L, and OCBI instructions, the operand size is defined as longword.

#### **29.3.2 User Break Operation Sequence**

The following describes the sequence from when the break condition is set until the user break exception handling is initiated.

- 1. Specify the operand size, bus, instruction fetch/operand access, and read/write as the match conditions using the match condition setting register (CBR0 or CBR1). Specify the break address using the match address setting register (CAR0 or CAR1), and specify the address mask condition using the match address mask setting register (CAMR0 or CAMR1). To include the ASID in the match conditions, set the AIE bit in the match condition setting register and specify the ASID value by the AIV bit in the same register. To include the data value in the match conditions, set the DBE bit in the match condition setting register; specify the break data using the match data setting register (CDR1); and specify the data mask condition using the match data mask setting register (CDMR1). To include the execution count in the match conditions, set the ETBE bit of the match condition setting register; and specify the execution count using the execution count break register (CETR1). To use the sequential break, set the MFE bit of the match condition setting register; and specify the number of the first channel using the MFI bit.
- 2. Specify whether or not to request a break when the match condition is satisfied and the break timing when the match condition is satisfied as a result of fetching the instruction using the match operation setting register (CRR0 or CRR1). After having set all the bits in the match condition setting register except the CE bit and the other necessary registers, set the CE bit and read the match condition setting register again. This ensures that the set values in the control registers are valid for the subsequent instructions immediately after reading the register. Setting the CE bit of the match condition setting register in the initial state after reset via the control registers may cause an undesired break.
- 3. When the match condition has been satisfied, the corresponding condition match flag (MF1 or MF0) in the channel match flag register (CCMFR) is set. A break is also requested to the CPU according to the set values in the match operation setting register (CRR0 or CRR1). The CPU operates differently according to the BL bit value of the SR register: when the BL bit is 0, the CPU accepts the break request and executes the specified exception handling; and when the BL bit is 1, the CPU does not execute the exception handling.
- 4. The match flags (MF1 and MF0) can be used to confirm whether or not the corresponding match condition has been satisfied. Although the flag is set when the condition is satisfied, it is not cleared automatically; therefore, write 0 to the flag bit by issuing a memory store instruction to the channel match flag register (CCMFR) in order to use the flag again.
- 5. Breaks may occur virtually at the same time for channels 0 and 1. In this case, only one break request is sent to the CPU; however, the two condition match flags corresponding to these breaks may be set.
- 6. While the BL bit in the SR register is 1, no break requests are accepted. However, whether or not the condition has been satisfied is determined. When the condition is determined to be satisfied, the corresponding condition match flag is set.
- 7. If the sequential break conditions are set, the condition match flag is set every time the match conditions are satisfied for each channel. When the conditions have been satisfied for the first channel in the sequence but not for the second channel in the sequence, clear the condition match flag for the first channel in the sequence in order to release the first channel in the sequence from the match state.

## **29.3.3 Instruction Fetch Cycle Break**

- 1. If the instruction fetch cycle is set in the match condition setting register (CBR0 or CBR1), the instruction fetch cycle is handled as a match condition. To request a break upon satisfying the match condition, set the BIE bit in the match operation setting register (CRR0 or CRR1) of the corresponding channel. Either before or after executing the instruction can be selected as the break timing according to the PCB bit value. If the instruction fetch cycle is specified as a match condition, be sure to clear the LSB to 0 in the match address setting register (CAR0 or CAR1); otherwise, no break occurs.
- 2. If pre-instruction-execution break is specified for the instruction fetch cycle, the break is requested when the instruction is fetched and determined to be executed. Therefore, this function cannot be used for the instructions which are fetched through overrun (i.e., the instructions fetched during branching or making transition to the interrupt routine but not executed). For priorities of pre-instruction-execution break and the other exceptions, refer to section 5, Exception Handling. If pre-instruction-execution break is specified for the delayed slot of the delayed branch instruction, the break is requested before the delayed branch instruction is executed. However, do not specify pre-instruction-execution break for the delayed slot of the RTE instruction.
- 3. If post-instruction-execution break is specified for the instruction fetch cycle, the break is requested after the instruction which satisfied the match condition has been executed and before the next instruction is executed. Similar to pre-instruction-execution break, this function cannot be used for the instructions which are fetched through overrun. For priorities of post-instruction-execution break and the other exceptions, refer to section 5, Exception Handling. If post-instruction-execution break is specified for the delayed branch instruction and its delayed slot, the break does not occur until the first instruction at the branch destination.
- 4. If the instruction fetch cycle is specified as the channel 1 match condition, the DBE bit of match condition setting register CBR1 becomes invalid, the settings of match data setting register CDR1 and match data mask setting register CDMR1 are ignored. Therefore, the data value cannot be specified for the instruction fetch cycle break.

#### **29.3.4 Operand Access Cycle Break**

1. Table 29.4 shows the relation between the operand sizes specified using the match condition setting register (CBR0 or CBR1) and the address bits to be compared for the operand access cycle break.

<b>Selected Operand Size</b>	<b>Address Bits to be Compared</b>
Quadword	Address bits A31 to A3
Longword	Address bits A31 to A2
Word	Address bits A31 to A1
<b>Byte</b>	Address bits A31 to A0
Operand size is not included in the match conditions	Address bits A31 to A3 for quadword access
	Address bits A31 to A2 for longword access
	Address bits A31 to A1 for word access
	Address bits A31 to A0 for byte access

**Table 29.4 Relation between Operand Sizes and Address Bits to be Compared** 

The above table means that if address H'00001003 is set in the match address setting register (CAR0 or CAR1), for example, the match condition is satisfied for the following access cycles (assuming that all the other conditions are satisfied):

- Longword access to address H'00001000
- Word access to address H'00001002
- Byte access to address H'00001003
- 2. When the data value is included in the channel 1 match conditions:

If the data value is included in the match conditions, be sure to select the quadword, longword, word, or byte as the operand size using the operand size select bit (SZ) of the match condition setting register (CBR1), and also set the match data setting register (CDR1) and the match data mask setting register (CDMR1). With these settings, the match condition is satisfied when both of the address and data conditions are satisfied. The data value and mask control for byte access, word access, and longword access should be set in bits 7 to 0, 15 to 0, and 31 to 0 in the bits CDR1 and CDMR1, respectively. For quadword access, 64-bit data is divided into the upper and lower 32-bit data units, and each unit is independently compared with the specified condition. When either the upper or lower 32-bit data unit satisfies the match condition, the match condition for the 64-bit data is determined to be satisfied.

- 3. The operand access accompanying the PREF, OCBP, OCBWB, and OCBI instructions are access without the data value; therefore, if the data value is included in the match conditions for these instructions, the match conditions will never be satisfied.
- 4. If the operand bus is selected, a break occurs after executing the instruction which has satisfied the conditions and immediately before executing the next instruction. However, if the data value is included in the match conditions, a break may occur after executing several instructions after the instruction which has satisfied the conditions; therefore, it is impossible to identify the instruction causing the break. If such a break has occurred for the delayed branch instruction or its delayed slot, the break does not occur until the first instruction at the branch destination.

However, do not specify the operand break for the delayed slot of the RTE instruction. And if the data value is included in the match conditions, it is not allowed to set the break for the preceding the RTE instruction by one to six instructions.

### **29.3.5 Sequential Break**

- 1. Sequential break conditions can be specified by setting the MFE and MFI bits in the match condition setting registers (CBR0 and CBR1). (Sequential break involves two cases such that channel 0 break condition is satisfied then channel 1 break condition is satisfied, and vice versa.) To use the sequential break function, clear the MFE bit of the match condition setting register and the BIE bit of the match operation setting register of the first channel in the sequence, and set the MFE bit and specify the number of the second channel in the sequence using the MFI bit in the match condition setting register of the second channel in the sequence. If the sequential break condition is set, the condition match flag is set every time the match condition is satisfied for each channel. When the condition has been satisfied for the first channel in the sequence but not for the second channel in the sequence, clear the condition match flag for the first channel in the sequence in order to release the first channel in the sequence from the match state.
- 2. For channel 1, the execution count break condition can also be included in the sequential break conditions.
- 3. If the match conditions for the first and second channels in the sequence are satisfied within a significantly short time, sequential operation may not be guaranteed in some cases, as shown below.

• When the Match Condition is Satisfied at the Instruction Fetch Cycle for Both the First and Second Channels in the Sequence:



When the match condition is satisfied at the instruction fetch cycle for the first channel in the sequence whereas the match condition is satisfied at the operand access cycle for the second channel in the sequence:



• When the match condition is satisfied at the operand access cycle for the first channel in the sequence whereas the match condition is satisfied at the instruction fetch cycle for the second channel in the sequence:



• When the match condition is satisfied at the operand access cycle for both the first and second channels in the sequence:





#### **29.3.6 Program Counter Value to be Saved**

When a break has occurred, the address of the instruction to be executed when the program restarts is saved in the SPC then the exception handling state is initiated. A unique instruction causing a break can be identified unless the data value is included in the match conditions.

• When the instruction fetch cycle (before instruction execution) is specified as the match condition:

The address of the instruction which has satisfied the match conditions is saved in the SPC. The instruction which has satisfied the match conditions is not executed, but a break occurs instead. However, if the match conditions are satisfied for the delayed slot instruction, the address of the delayed branch instruction is saved in the SPC.

• When the instruction fetch cycle (after instruction execution) is specified as the match condition:

The address of the instruction immediately after the instruction which has satisfied the match conditions is saved in the SPC. The instruction which has satisfied the match conditions is executed, then a break occurs before the next instruction.If the match conditions are satisfied for the delayed branch instruction or its delayed slot, these instructions are executed and the address of the branch destination is saved in the SPC.

- When the operand access (address only) is specified as the match condition: The address of the instruction immediately after the instruction which has satisfied the break conditions is saved in the SPC. The instruction which has satisfied the match conditions are executed, then a break occurs before the next instruction.However, if the conditions are satisfied for the delayed slot, the address of the branch destination is saved in the SPC.
- When the operand access (address and data) is specified as the match condition:

If the data value is added to the match conditions, the instruction which has satisfied the match conditions is executed. A user break occurs before executing an instruction that is one through six instructions after the instruction which has satisfied the match conditions. The address of the instruction is saved in the SPC; thus, it is impossible to identify exactly where a break will occur. If the conditions are satisfied for the delayed slot instruction, the address of the branch destination is saved in the SPC. If a branch instruction follows the instruction which has satisfied the match conditions, a break may occur after the delayed instruction and delayed slot are executed. In this case, the address of the branch destination is also saved in the SPC.

## **29.4 User Break Debugging Support Function**

By using the user break debugging support function, the branch destination address can be modified when the CPU accepts the user break request. Specifically, setting the UBDE bit of break control register CBCR to 1 allows branching to the address indicated by DBR instead of branching to the address indicated by the [VBR + offset]. Figure 29.2 shows the flowchart of the user break debugging support function.



**Figure 29.2 Flowchart of User Break Debugging Support Function** 

## **29.5 User Break Examples**

#### **Match Conditions are Specified for an Instruction Fetch Cycle:**

• Example 1-1

```
Register settings: CBR0 = H'00000013 / CRR0 = H'00002003 / CAR0 = H'00000404 / 
CAMR0 = H'00000000 / CBR1 = H'00000013 / CRR1 = H'00002001 / CAR1 = H'00008010 /CAMR1 = H'00000006 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 =H'0000000000 / CBCR = H'00000000
```
Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'00000404 / Address mask: H'00000000

Bus cycle: Instruction fetch (after executing the instruction)

ASID is not included in the conditions.

Channel 1:

Address: H'00008010 / Address mask: H'00000006

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing instruction)

ASID, data values, and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'00000404 or before executing the instruction at address H'00008010 to H'00008016.

• Example 1-2

```
Register settings: CBR0 = H'40800013 / CRR0 = H'00002000 / CAR0 = H'00037226 / 
CAMR0 = H'00000000 / CBR1 = H'C0700013 / CRR1 = H'00002001 / CAR1 = H'0003722E /CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 =H'00000000 / CBCR = H'00000000
```
Specified conditions: Channel  $0 \rightarrow$  Channel 1 sequential mode

— Channel 0

Address: H'00037226 / Address mask: H'00000000 / ASID: H'80

Bus cycle: Instruction fetch (before executing the instruction)

Channel 1

Address: H'0003722E / Address mask: H'00000000 / ASID: H'70

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'00037226 where ASID is H'80 before executing the instruction at address H'0003722E where ASID is H'70.

• Example 1-3

Register settings: CBR0 = H'00000013 / CRR0 = H'00002001 / CAR0 = H'00027128 /  $CAMR0 = H'00000000 / CBR1 = H'00000013 / CRR1 = H'00002001 / CAR1 = H'00031415 /$  $CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 =$ H'00000000 / CBCR = H'00000000

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'00027128 / Address mask: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

- ASID is not included in the conditions.
- Channel 1

Address: H'00031415 / Address mask: H'00000000

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

ASID, data values, and execution count are not included in the conditions.

With the above settings, the user break occurs for channel 0 before executing the instruction at address H'00027128. No user break occurs for channel 1 since the instruction fetch is executed only at even addresses.

• Example 1-4

Register settings: CBR0 = H'40800013 / CRR0 = H'00002000 / CAR0 = H'00037226 /  $CAMR0 = H'00000000 / CBR1 = H'C0700013 / CRR1 = H'00002001 / CAR1 = H'0003722E /$  $CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 =$ H'00000000 / CBCR = H'00000000

Specified conditions: Channel  $0 \rightarrow$  Channel 1 sequential mode

 $\overline{\phantom{a}}$  Channel 0

Address: H'00037226 / Address mask: H'00000000 / ASID: H'80

Bus cycle: Instruction fetch (before executing the instruction)

Channel 1

Address: H'0003722E / Address mask: H'00000000 / ASID: H'70

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'00037226 where ASID is H'80 and before executing the instruction at address H'0003722E where ASID is H'70.

• Example 1-5

```
Register settings: CBR0 = H'00000013 / CRR0 = H'00002001 / CAR0 = H'00000500 / 
CAMR0 = H'00000000 / CBR1 = H'00000813 / CRR1 = H'00002001 / CAR1 = H'00001000 /CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 =H'00000005 / CRCR = H'00000000
```
Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'00000500 / Address mask: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

ASID is not included in the conditions.

Channel 1

Address: H'00001000 / Address mask: H'00000000

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000005

Bus cycle: Instruction fetch (before executing the instruction)

Execution count: 5

ASID and data values are not included in the conditions.

With the above settings, the user break occurs for channel 0 before executing the instruction at address H'00000500. The user break occurs for channel 1 after executing the instruction at address H'00001000 four times; before executing the instruction five times.

• Example 1-6

```
Register settings: CBR0 = H'40800013 / CRR0 = H'00002003 / CAR0 = H'00008404 / 
CAMR0 = H'00000FFF / CBR1 = H'40700013 / CRR1 = H'00002001 / CAR1 = H'00008010 /CAMR1 = H'00000006 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 =H'00000000 / CBCR = H'00000000
```
Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'00008404 / Address mask: H'00000FFF / ASID: H'80

Bus cycle: Instruction fetch (after executing the instruction)

Channel 1

Address: H'00008010 / Address mask: H'00000006 / ASID: H'70 Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000 Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'00008000 to H'00008FFE where ASID is H'80 or before executing the instruction at address H'00008010 to H'00008016 where ASID is H'70.

#### **Match Conditions are Specified for an Operand Access Cycle:**

• Example 2-1

Register settings: CBR0 = H'40800023 / CRR0 = H'00002001 / CAR0 = H'00123456 /  $CAMR0 = H'00000000 / CBR1 = H'4070A025 / CRR1 = H'00002001 / CAR1 =$ H'000ABCDE / CAMR1 = H'000000FF / CDR1 = H'0000A512 / CDMR1 = H'00000000 /  $CETR1 = H'00000000 / CBCR = H'00000000$ 

Specified conditions: Independent for channels 0 and 1

Channel 0

Address: H'00123456 / Address mask: H'00000000 / ASID: H'80

Bus cycle: Operand bus, operand access, and read (operand size is not included in the conditions.)

Channel 1

Address: H'000ABCDE / Address mask: H'000000FF / ASID: H'70

Data: H'0000A512 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Operand bus, operand access, write, and word size

Execution count is not included in the conditions.

With these settings, the user break occurs for channel 0 for the following accesses: longword read access to address H'000123454, word read access to address H'000123456, byte read access to address H'000123456 where ASID is H'80. The user break occurs for channel 1 when word H'A512 is written to address H'000ABC00 to H'000ABCFE where ASID is H'70.



## **29.6 Usage Notes**

- A desired break may not occur between the time when the instruction for rewriting the UBC register is executed and the time when the written value is actually reflected on the register. After the UBC register is updated, execute one of the following three methods.
	- A. Read the updated UBC register, and execute a branch using the RTE instruction. (It is not necessary that a branch using the RTE instruction is next to a reading UBC register.)
	- B. Execute the ICBI instruction for any address (including non-cacheable area). (It is not necessary that the ICBI instruction is next to a reading UBC register.)
	- C. Set 0(initial value) to IRMCR.R1 before updating the UBC register and update with following sequence.
		- 1. Write the UBC register.
		- 2. Read the UBC register which is updated at 1.
		- 3. Write the value which is read at 2 to the UBC register.
- Note: When two or more UBC registers are updated, executing these methods at each updating the UBC registers is not necessary. At only last updating the UBC register, execute one of these methods.
- The PCB bit of the CRR0 and CRR1 registers is valid only when the instruction fetch is specified as the match condition.
- If the sequential break conditions are set, the sequential break conditions are satisfied when the conditions for the first and second channels in the sequence are satisfied in this order. Therefore, if the conditions are set so that the conditions for channels 0 and 1 should be satisfied simultaneously for the same bus cycle, the sequential break conditions will not be satisfied, causing no break.
- For the SLEEP instruction, do not allow the post-instruction-execution break where the instruction fetch cycle is the match condition. For the instructions preceding the SLEEP instruction by one to five instructions, do not allow the break where the operand access is the match condition.
- If the user break and other exceptions occur for the same instruction, they are determined according to the specified priority. For the priority, refer to section 5, Exception Handling. If the exception having the higher priority occurs, the user break does not occur.

The pre-instruction-execution break is accepted prior to any other exception.

- If the post-instruction-execution break and data access break have occurred simultaneously with the re-execution type exception (including the pre-instruction-execution break) having a higher priority, only the re-execution type exception is accepted, and no condition match flags are set. When the exception handling has finished thus clearing the exception source, and when the same instruction has been executed again, the break occurs setting the corresponding flag.
- If the post-instruction-execution break or operand access break has occurred simultaneously with the completion-type exception (TRAPA) having a higher priority, then no user break occurs; however, the condition match flag is set.
- When conditions have been satisfied simultaneously and independently for channels 0 and 1, resulting in identical SPC values for both of the breaks, the user break occurs only once. However, the condition match flags are set for both channels. For example, Instruction at address 110 (post-instruction-execution break for instruction fetch for channel 0)

 $\rightarrow$  SPC = 112, CCMFR.MF0 = 1

Instruction at address 112 (pre-instruction-execution break for instruction fetch for channel 1)  $\rightarrow$  SPC = 112, CCMFR.MF1 = 1

- It is not allowed to set the pre-instruction-execution break or the operand break in the delayed slot instruction of the RTE instruction. And if the data value is included in the match conditions of the operand break, do not set the break for the preceding the RTE instruction by one to six instructions.
- If the re-execution type exception and the post-instruction-execution break are in conflict for the instruction requiring two or more execution states, then the re-execution type exception occurs. Here, the CCMFR.MF0 (or CCMFR.MF1) bit may or may not be set to 1 when the break conditions have been satisfied.





# Section 30 User Debugging Interface (H-UDI)

The H-UDI is a serial interface which conforms to the JTAG (IEEE 1149.1: IEEE Standard Test Access Port and Boundary-Scan Architecture) standard. The H-UDI is also used for emulator connection.

## **30.1 Features**

The H-UDI is a serial interface which conforms to the JTAG standard. The H-UDI is also used for emulator connection. When using an emulator, H-UDI functions should not be used. Refer to the appropriate emulator users manual for the method of connecting the emulator.

The H-UDI has six pins: TCK, TMS, TDI, TDO, TRST, and ASEBRK/BRKACK. The pin functions except ASEBRK/BRKACK and serial communications protocol conform to the JTAG standard. This LSI has additional six pins for emulator connection: (AUDSYNC, AUDCK, and AUDATA3 to AUDATA0). These six pins for emulator are multiplexed with on-chip modules. And the H-UDI has one chip-mode setting pin: (MPMD).

The H-UDI has two TAP controller blocks; one is for the boundary-scan test and another is H-UDI function except the boundary-scan test. The H-UDI initial state is for the boundary scan after power-on or TRST asserted. It is necessary to set H-UDI switchover command to use the H-UDI function. And the CPU cannot access the boundary scan TAP controller.

Figure 30.1 shows a block diagram of the H-UDI.

The H-UDI has the TAP (Test Access Port) controller and four registers (SDBPR, SDBSR, SDIR, and SDINT). SDBPR supports the JTAG bypass mode, SDBSR supports the JTAG boundary scan mode, SDIR is used for commands, and SDINT is used for H-UDI interrupts. SDIR is directly accessed from the TDI and TDO pins.

The TAP controller, control registers and boundary scan TAP controller are initialized by driving the TRST pin low or by applying the TCK signal for five or more clock cycles with the TMS pin set to 1. This initialization sequence is independent of the reset pin for this LSI. Other circuits are initialized by a normal reset.






# **30.2 Input/Output Pins**

Table 30.1 shows the pin configuration for the H-UDI.

### **Table 30.1 Pin Configuration**



 3. This pin should be connected to ground, the PRESET, or another pin which operates in the same manner as the PRESET pin. However, when connected to a ground pin, the following problem occurs. Since the TRST pin is pulled up within this LSI, a weak current flows when the pin is externally connected to ground pin. The value of the current is determined by a resistance of the pull-up MOS for the port pin. Although this current does not affect the operation of this LSI, it consumes unnecessary power.

The TCK clock or the CPG of this LSI should be set to ensure that the frequency of the TCK clock is less than the peripheral-clock frequency of this LSI.

# **30.3 Boundary Scan TAP Controllers (IDCODE, EXTEST, SAMPLE/PRELOAD, and BYPASS)**

The H-UDI contains two separate TAP controllers: one for controlling the boundary-scan function and another for controlling the H-UDI reset and interrupt functions. Assertion of TRST, for example at power-on reset, activates the boundary-scan TAP controller and enables the boundaryscan function prescribed in the JTAG standards. Executing a switchover command to the H-UDI allows usage of the H-UDI reset and H-UDI interrupts. This LSI, however, has the following limitations:

- Clock-related pins (EXTAL, XTAL, EXTAL2, and XTAL2) are out of the scope of the boundary-scan test.
- Reset-related pin (PRESET) is out of the scope of the boundary-scan test.
- H-UDI-related pins (TCK, TDI, TDO, TMS, TRST and MPMD) are out of the scope of the boundary-scan test.
- DDRIF-related pins are out of the scope of the boundary-scan test.
- XRTCTBI pin is out of the scope of the boundary-scan test.
- During the boundary scan (IDCODE, EXTEST, SAMPLE/PRELOAD, BYPASS, and H-UDI switchover command), the maximum TCK signal frequency is 2 MHz.
- The external controller has 8-bit access to the boundary-scan TAP controller via the H-UDI.

Note: During the boundary scan, the MPMD and PRESET pins should be fixed high-level.

Table 30.2 shows the commands supported by boundary-scan TAP controller.

Figure 30.2 shows the sequence for switching from boundary-scan TAP controller to H-UDI.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<b>Description</b>
0		0		0		0		<b>IDCODE</b>
								<b>BYPASS</b>
0	0	0	0	0	0	0	0	<b>EXTEST</b>
0		0	0	0	0	0	0	SAMPLE/PRELOAD
0	0	0	0		0	0	0	H-UDI (switchover command)
Other than above								Setting prohibited

**Table 30.2 Commands Supported by Boundary-Scan TAP Controller** 



**Figure 30.2 Sequence for Switching from Boundary-Scan TAP Controller to H-UDI** 

## **30.4 Register Descriptions**

The H-UDI has the following registers.

### **Table 30.3 Register Configuration (1)**



Notes: 1. The P4 address is an address when accessing through P4 area in a virtual address space. The area 7 address is an address when accessing through area 7 in a physical space using the TLB.

2. The low level of the  $\overline{\text{TRST}}$  pin or the Test-Logic-Reset state of the TAP controller initializes to these values.

### **Table 30.4 Register Configuration (2)**



Note: 1. The low level of the TRST pin or the Test-Logic-Reset state of the TAP controller initializes to these values.

2. When reading via the H-UDI, the value is always H'FFFF FFFD.

3. Only 1 can be written to the LSB by the H-UDI interrupt command.

### **Table 30.5 Register Status in Each Processing State**



### **30.4.1 Instruction Register (SDIR)**

SDIR is a 16-bit read-only register that can be read from the CPU. Commands are set via the serial input (TDI). SDIR is initialized by TRST or in the Test-Logic-Reset state and can be written by the H-UDI irrespective of the CPU mode. Operation is not guaranteed when a reserved command is set to this register.





## **30.4.2 Interrupt Source Register (SDINT)**

SDINT is a 16-bit register that can be read from or written to by the CPU. Specifying an H-UDI interrupt command in SDIR via H-UDI pin (Update-IR) sets the INTREQ bit to 1. While an H-UDI interrupt command is set in SDIR, SDINT which is connected between the TDI and TDO pins can be read as a 32-bit register. In this case, the upper 16 bits will be 0 and the lower 16 bits represent the SDINT value.

Only 0 can be written to the INTREQ bit by the CPU. While this bit is set to 1, an interrupt request will continue to be generated. This bit, therefore, should be cleared by the interrupt handling routine. It is initialized by TRST or in the Test-Logic-Reset state.



## **30.4.3 Bypass Register (SDBPR)**

SDBPR is a one-bit register that supports the J-TAG bypass mode. When the BYPASS command is set to the boundary scan TAP controller, the TDI and TDO are connected by way of SDBPR. This register cannot be accessed from the CPU regardless of the LSI mode. Though this register is not initialized by a power-on reset and the TRST pin asserted, initialized to 0 in the Capture-DR state.

### **30.4.4 Boundary Scan Register (SDBSR)**

SDBSR is a shift register, located on the PAD, for controlling the input/Output pins, which supports the boundary scan mode of the JTAG standard. Using the EXTEST and SAMPLE/PRELOAD commands, a boundary-scan test complying with the JTAG standards (IEEE1149.1) can be carried out. Table 30.6 shows the correspondence between pins of this LSI and the SDBSR values.

This register cannot be accessed from the CPU regardless of the LSI mode. This register is not initialized by a power-on reset and the TRST pin asserted.



### **Table 30.6 SDBSR Configuration**



























Note: \* Control is an active-high signal. When Control is driven high, the corresponding pin is driven according to the OUT value.



# **30.5 Operation**

### **30.5.1 TAP Control**

Figure 30.3 shows the internal states of the TAP controller. The state transitions basically conform to the JTAG standard.

- State transitions occur according to the TMS value at the rising edge of the TCK signal.
- The TDI value is sampled at the rising edge of the TCK signal and shifted at the falling edge of the TCK signal.
- The TDO value is changed at the falling edge of the TCK signal. The TDO signal is in a Hi-Z state other than in the Shift-DR or Shift-IR state.
- A transition to the Test-Logic-Reset by clearing  $\overline{T RST}$  to 0 is performed asynchronously with the TCK signal.



**Figure 30.3 TAP Controller State Transitions** 



## **30.5.2 H-UDI Reset**

A power-on reset is generated by the SDIR command. After the H-UDI reset assert command has been sent from the H-UDI pin, sending the H-UDI reset negate command resets the CPU (see figure 30.4). The required time between the H-UDI reset assert and H-UDI reset negate commands is the same as the time for holding the reset pin low in order to reset this LSI by a power-on reset.



**Figure 30.4 H-UDI Reset** 

## **30.5.3 H-UDI Interrupt**

The H-UDI interrupt function generates an interrupt by setting the appropriate command in SDIR from the H-UDI. An H-UDI interrupt is a general exception/interrupt operation, resulting in branching to the VBR address. The H-UDI returns from the interrupt handling routine with a RTE instruction. When an H-UDI interrupt occurs, the exception code H'600 is stored in the interrupt event register (INTEVT). The priority level for the H-UDI interrupt can be specified by the bits 28 to 24 in INT2PRI3. An H-UDI interrupt request signal is asserted when the INTREQ bit in SDINT is set to 1 by setting the appropriate command. Since the interrupt request signal is not negated until the INTREQ bit is cleared to 0 by software, it is not possible to lose the interrupt request. While an H-UDI interrupt command is set in SDIR, SDINT is connected between the TDI and TDO pins.



# **30.6 Usage Notes**

- Once an SDIR command is set, it will be changed only by an assertion of the  $\overline{T RST}$  signal, making the TAP controller Test-Logic-Reset state, or writing other commands from the H-UDI.
- The H-UDI is used for emulator connection. Therefore, H-UDI functions cannot be used when using an emulator.
- An H-UDI interrupt or an H-UDI reset can be accepted to cancel sleep mode.

# Section 31 Electrical Characteristics

## **31.1 Absolute Maximum Ratings**

### **Table 31.1 Absolute Maximum Ratings\*1, \*2**



Notes: 1. The LSI may be permanently damaged if the maximum ratings are exceeded.

- 2. The LSI may be permanently damaged if any of the  $V_{\rm ss}$  pins are not connected to GND.
- 3. The upper limit of the input voltage must not exceed the power supply voltage.
- 4. R8A77800ADBG (V) only (code "V" indicates Lead Free product).
- 5. For the powering-on and powering-off sequence, see Appendix H, Turning On and Off Power Supply.
- 6. It is prohibited to input signals to the following seven pins immediately after power-on reset because the initial states of these pins are port outputs.
	- DACK0/MODE0 (GPIO port L3 pin output)
	- DACK1/MODE1 (GPIO port L2 pin output)
	- DRAK0/MODE2 (GPIO port L1 pin output)
	- DRAK1/MODE7 (GPIO port L0 pin output)
	- DRAK2/CE2A/AUDCK (GPIO port K1 pin output)
	- DRAK3/CE2B/AUDSYNC (GPIO port K0 pin output)
	- SCIF0\_TXD/HSPI\_TX/FWE/MODE8 (GPIO port H3 pin output)



# **31.2 DC Characteristics**

## **Table 31.2** DC Characteristics ( $T$ <sub>a</sub> = −20 to 75°C / −40 to 85°C)







Note: The current dissipation values are for  $V_{\text{H}}$  min =  $V_{\text{DDQ}}$  –0.5 V and  $V_{\text{IL}}$  max = 0.5 V with all output pins unload.



### **Table 31.3 Permissible Output Currents**

Note: To protect chip reliability, do not exceed the output current values in table 31.3.

## **31.3 AC Characteristics**

In principle, this LSI's input should be synchronous. Unless specified otherwise, ensure that the setup time and hold times for each input signal are observed.

### **Table 31.4 Clock Timing**





### **31.3.1 Clock and Control Signal Timing**

### **Table 31.5 Clock and Control Signal Timing**

 $(V_{\text{DDQ}} = 3.0 \text{ to } 3.6 \text{V}, V_{\text{DD}} = 1.25 \text{V}, T_{\text{a}} = -20 \text{ to } 75^{\circ}\text{C} \text{/} -40 \text{ to } 85^{\circ}\text{C}, C_{\text{L}} = 30 \text{pF})$ 



Notes: 1. When a crystal resonator is connected to EXTAL and XTAL, the maximum frequency is 33.4MHz. when a 3rd overtone crystal resonator is used, an external tank circuit is necessary.

- 2. The load copacitance connected to the CLKOUT pin should be a maximum of 50 pF.
- 3.  $t_{\text{cyc}}$  shows 1 cycle time of a CLKOUT clock.







**Figure 31.2 CLKOUT Clock Output Timing (1)** 



**Figure 31.3 CLKOUT Clock Output Timing (2)** 



**Figure 31.4 Power-On Oscillation Settling Time** 



**Figure 31.5 MODE pins Setup/Hold Timing** 





### **31.3.2 Control Signal Timing**

#### **Table 31.6 Control Signal Timing**

 $(V_{\text{dip}} = 3.0 \text{ to } 3.6 \text{V}, V_{\text{dip}} = 1.25 \text{V}, T_{\text{dip}} = -20 \text{ to } 75^{\circ}\text{C}$ /-40 to  $85^{\circ}\text{C}, C_{\text{dip}} = 30 \text{pF}$ )







## **31.3.3 Bus Timing**

## **Table 31.7 Bus Timing**

 $(V_{\text{DDQ}} = 3.0 \text{ to } 3.6 \text{V}, V_{\text{DD}} = 1.25 \text{V}, T_{\text{a}} = -20 \text{ to } 75^{\circ}\text{C} \text{/} -40 \text{ to } 85^{\circ}\text{C}, C_{\text{L}} = 30 \text{pF})$ 





**Figure 31.8 SRAM Bus Cycle: Basic Bus Cycle (No Wait)** 







**Figure 31.9 SRAM Bus Cycle: Basic Bus Cycle (One Internal Wait)** 



**Figure 31.10 SRAM Bus Cycle: Basic Bus Cycle (One Internal Wait + One External Wait)** 



**Figure 31.11 SRAM Bus Cycle: Basic Bus Cycle (No Wait, No Address Setup/Hold Time Insertion, RDS = 1, RDH = 0, WTS = 1, WTH = 1)** 



**Figure 31.12 Burst ROM Bus Cycle (No Wait)** 





**Figure 31.13 Burst ROM Bus Cycle (1st Data: One Internal Wait + One External Wait ; 2nd/3rd/4th Data: One Internal Wait)** 



**Figure 31.14 Burst ROM Bus Cycle (No Wait, No Address Setup/Hold Time Insertion, RDS = 1, RDH = 0)** 



**Figure 31.15 Burst ROM Bus Cycle (One Internal Wait + One External Wait)**


**Figure 31.16 PCMCIA Memory Bus Cycle** 



**Figure 31.17 PCMCIA I/O Bus Cycle** 







**Figure 31.19 MPX Basic Bus Cycle: Read** 



**Figure 31.20 MPX Basic Bus Cycle: Write** 







**Figure 31.22 MPX Bus Cycle: Burst Write** 

Rev.1.00 Dec. 13, 2005 Page 1179 of 1286<br>RE.109B0158-0100 REJ09B0158-0100



**Figure 31.23 Byte Control SRAM Bus Cycle** 



**Figure 31.24 Byte Control SRAM Bus Cycle: Basic Read Cycle (No Wait, No Address Setup/Hold Time Insertion, RDS = 1, RDH = 0)** 



## **31.3.4 DDRIF Signal Timing**

# **Table 31.8 DDRIF Signal Timing**

(V<sub>ccQ-DDR</sub> = 2.3 to 2.7V, DDR-V<sub>REF</sub> = 1.25V, V<sub>DD</sub> = 1.25V, T<sub>a</sub> = -20 to 75°C/-40 to 85°C, C<sub>L</sub> = 30pF,  $R_T = 50 \Omega$ , DLL1/2 on, fast slew rate)





Note:  $t_{\text{MCLK}}$ : one MCLK cycle time



**Figure 31.25 MCLK Output Timing** 





**Figure 31.26 Read Timing of DDR-SDRAM (2 Burst Read)** 



**Figure 31.27 Write Timing of DDR-SDRAM (2 Burst Write)** 



# **31.3.5 INTC Module Signal Timing**

## **Table 31.9 INTC Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 



Note: t<sub>cyc</sub> : one CLKOUT cycle time



**Figure 31.28 NMI Input Timing** 



**Figure 31.29 IRQ/IRL, GPIO Interrupt Input and IRQOUT Output Timing** 



# **31.3.6 PCIC Module Signal Timing**

# **Table 31.10 PCIC Signal Timing (in PCIREQ/PCIGNT Non-Port Mode) (1)**

 $(V_{\text{DDQ}} = 3.0 \text{ to } 3.6 \text{ V}, V_{\text{DD}} = 1.25 \text{ V}, T_{\text{a}} = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{\text{L}} = 30 \text{ pF})$ 





**Figure 31.30 PCI Clock Input Timing** 



**Figure 31.31 Output Signal Timing** 



**Figure 31.32 Input Signal Timing** 

# **31.3.7 DMAC Module Signal Timing**

## **Table 31.11 DMAC Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 





**Figure 31.33** DREQ **and** DRAK **Timing** 

#### **31.3.8 TMU Module Signal Timing**

#### **Table 31.12 TMU Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 



Note:  $t_{Pcyc}$  : one Pck cycle tim



**Figure 31.34 TCLK Input Timing** 



### **31.3.9 CMT Module Signal Timing**

#### **Table 31.13 CMT Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 



Note: t<sub>cyc</sub> : one CLKOUT cycle time



**Figure 31.35 CMT Timing (1)** 



**Figure 31.36 CMT Timing (2)** 

#### **31.3.10 SCIF Module Signal Timing**

#### **Table 31.14 SCIF Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 



Note:  $t_{P_{\text{cyc}}}$  : one Pck cycle time



Figure 31.37 SCIFn\_SCK Input Clock Timing (n = 0, 1)



**Figure 31.38 SCIF Channel n I/O Synchronous Mode Clock Timing (n = 0, 1)** 



#### **31.3.11 SIOF Module Signal Timing**

#### **Table 31.15 SIOF Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 



Note: \*  $_{\sf pcyc}$  is a cycle time of a peripheral clock (Pck).



**Figure 31.39 SIOF\_MCLK Input Timing** 



**Figure 31.40 SIOF Transmission/Reception Timing (Master Mode 1, Fall Sampling)** 



**Figure 31.41 SIOF Transmission/Reception Timing (Master Mode 1, Rise Sampling)** 



**Figure 31.42 SIOF Transmission/Reception Timing (Master Mode 2, Fall Sampling)** 



**Figure 31.43 SIOF Transmission/Reception Timing (Master Mode 2, Rise Sampling)** 



**Figure 31.44 SIOF Transmission/Reception Timing (Slave Mode 1, Slave Mode 2)** 



# **31.3.12 HSPI Module Signal Timing**

### **Table 31.16 HSPI Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 



Note: Pck : Peripheral clock frequency





**Figure 31.45 HSPI Data Output/Input Timing** 

### **31.3.13 MMCIF Module Signal Timing**

# **Table 31.17 MMCIF Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 





**Figure 31.46 MMCIF Transmit Timing** 





**Figure 31.47 MMCIF Receive Timing** 



#### **31.3.14 HAC Interface Module Signal Timing**

### **Table 31.18 HAC Interface Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 



Note:  $t_{Pcyc}$  : one Pck cycle time



**Figure 31.48 HAC Cold Reset Timing** 



**Figure 31.49 HAC SYNC Output Timing** 



### **Figure 31.50 HAC Clock Input Timing**



**Figure 31.51 HAC Interface Module Signal Timing** 



#### **31.3.15 SSI Interface Module Signal Timing**

#### **Table 31.19 SSI Interface Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 





**Figure 31.52 SSI Clock Input/Output Timing** 



**Figure 31.53 SSI Transmit Timing (1)** 



**Figure 31.54 SSI Transmit Timing (2)** 



**Figure 31.55 SSI Receive Timing (1)** 



**Figure 31.56 SSI Receive Timing (2)** 

#### **31.3.16 FLCTL Module Signal Timing**

## **Table 31.20 FLCTL Module Signal Timing**

 $(V_{_{DDQ}} = 3.0 \text{ to } 3.6V, V_{_{DD}} = 1.25V, T_a = -20 \text{ to } 75^{\circ}\text{C}$ /-40 to 85 $^{\circ}\text{C}, C_{_{\text{L}}} = 30 \text{pF}$ , No wait)





Notes: 1.  $t_{F_{\text{cyc}}}$ : one FLCTL clock cycle time

2.  $t_{Pcyc}$ : one Pck cycle time



**Figure 31.57 Command Issue Timing of NAND-type Flash Memory**


**Figure 31.58 Address Issue Timing of NAND-type Flash Memory** 



**Figure 31.59 Data Read Timing of NAND-type Flash Memory** 



**Figure 31.60 Data Write Timing of NAND-type Flash Memory** 



**Figure 31.61 Status Read Timing of NAND-type Flash Memory** 

### **31.3.17 GPIO Signal Timing**

### **Table 31.21 GPIO Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 





**Figure 31.62 GPIO Timing** 



### **31.3.18 H-UDI Module Signal Timing**

#### **Table 31.22 H-UDI Module Signal Timing**

 $(V_{pDQ} = 3.0 \text{ to } 3.6 \text{V}, V_{pD} = 1.25 \text{V}, T_a = -20 \text{ to } 75^{\circ}\text{C} - 40 \text{ to } 85^{\circ}\text{C}, C_{L} = 30 \text{pF}$ 



Notes: 1.  $t_{\text{cyc}}$ : one CLKOUT cycle time

2.  $t_{Pcyc}$  : one Pck cycle time



**Figure 31.63 TCK Input Timing** 







### **Figure 31.65 H-UDI Data Transfer Timing**



**Figure 31.66** ASEBRK **Pin Break Timing** 



# **31.4 AC Characteristic Test Conditions**

The AC characteristic test conditions are as follows :

- Input/output signal reference level:  $V*/2$
- Input pulse level:  $V_{\rm sso}$  to  $V^*$
- Input rise/fall time: 1 ns

Note:  $V^*$ :  $V_{DDO}$ ,  $V_{CCODDR}$  ( $V_{DDO}$  = 3.0 to 3.6V,  $V_{CCODDR}$  = 2.3 to 2.7V)

The output load circuit is shown in figure 31.67





# **31.5 Change in Delay Time Based on Load Capacitance**

Figure 31.68 is a chart showing the changes in the delay time (reference data) when a load capacitance equal to or larger than the stipulated value  $(30 pF)$  is connected to the LSI pins. When connecting an external device with a load capacitance exceeding the regulation, use the chart in figure 31.68 as reference for system design.

Note that if the load capacitance to be connected exceeds the range shown in figure 31.68 the graph will not be a straight line.



**Figure 31.68 Load Capacitance-Delay Time** 



# **A. CPU Operation Mode Register (CPUOPM)**

The CPUOPM is used to control the CPU operation mode. This register can be read from or written to the address H'FF2F 0000 in P4 area or H'1F2F 0000 in area 7 as 32-bit size. The write value to the reserved bits should be the initial value. The operation is not guaranteed if the write value is not the initial value.

The CPUOPM register should be updated by the CPU store instruction not the access from SuperHyway bus master except CPU.

After the CPUOPM is updated, read CPUOPM once, and execute one of the following two methods.

- 1. Execute a branch using the RTE instruction.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).

After one of these methods are executed, it is guaranteed that the CPU runs under the updated CPUOPM value.









# **B. Instruction Prefetching and Its Side Effects**

This LSI is provided with an internal buffer for holding pre-read instructions, and always performs pre-reading. Therefore, program code must not be located in the last 64-byte area of any memory space. If program code is located in these areas, a bus access for instruction prefetch may occur exceeding the memory areas boundary. A case in which this is a problem is shown below.



**Figure B.1 Instruction Prefetch** 

Figure B.1 presupposes a case in which the instruction (ADD) indicated by the program counter (PC) and the address H'04000002 instruction prefetch are executed simultaneously. It is also assumed that the program branches to an area other than area 1 after executing the following JMP instruction and delay slot instruction.

In this case, a bus access (instruction prefetch) to area 1 may unintentionally occur from the programming flow.

### **Instruction Prefetch Side Effects:**

- 1. It is possible that an external bus access caused by an instruction prefetch may result in misoperation of an external device, such as a FIFO, connected to the area concerned.
- 2. If there is no device to reply to an external bus request caused by an instruction prefetch, hangup will occur.

### **Remedies:**

- 1. These illegal instruction fetches can be avoided by using the MMU.
- 2. The problem can be avoided by not locating program code in the last 64 bytes of any area.



# **C. Speculative Execution for Subroutine Return**

The SH-4A has the mechanism to issue an instruction fetch speculatively when returning from subroutine. By issueing an instruction fetch speculatively, the execution cycles to return from subroutine may be shortened.

This function is enabled by setting 0 to the bit 5 (RABD) of CPU Operation Mode register (CPUOPM). But this speculative instruction fetch may issue the access to the address that should not be accessed from the program. Therefore a bus access to an unexpected area or an internal instruction address error may cause a problem. As for the effect of this bus access to unexpected memory area, refer to Appendix B, Instruction Prefetch Side Effects:.

Usage Condition: When the speculative execution for subroutine return is enabled, the RTS instruction should be used to return to the address set in PR by the JSR, BSR or BSRF instructions. It can prevent the access to unexpected address and avoid the problem.

# **D. Register Address Map**

The address map gives information on the on-chip I/O registers. The below listed address is the big endian byte order. When registers consist of 16 or 32 bits, the addresses of the MSBs are given. Access size indicates the number of bits.

- Note: Access to reserved addresses and access with under access size are prohibited. Since operation or continued operation is not guaranteed, do not attempt such access.
- Legend: The initial value "x" means undefined or depends on the setting of the external pins. For details, refer to the each module section.

#### **H-UDI (H'FC00 0000-H'FC7F FFFF; 8M bytes)**







### **DMAC (H'FC80 0000-H'FCFF FFFF; 8M bytes)**



















### **PCI Memory (H'FD00 0000-H'FDFF FFFF; 16M bytes External Memory Area)**



#### **PCIC (H'FE00 0000-H'FE3F FFFF; 4M bytes)**

'R/W' indicates read/write access from the SuperHyway bus.



















### **SuperHyway RAM (H'FE40 0000-H'FE7F FFFF; 4M bytes)**

Note: \* 8-/16-/32-/64-bit and 16-/32-byte



### **DDRIF (H'FE80 0000-H'FEFF FFFF; 8M bytes)**



Interface (DDRIF).



### **CPU and L RAM (H'FF00 0000-H'FF3F FFFF; 4M bytes)**









H'FF7F FFFF



#### **SuperHyway Router (H'FF40 0000-H'FF7F FFFF; 4M bytes)**



#### **LBSC (H'FF80 0000-H'FFBF FFFF; 4M bytes)**

(4,194,268 bytes)





### **Peripheral Modules (H'FFC0 0000-H'FFFF FFFF; 4M bytes)**




































Appendix



















## **E. Package Dimensions**



**Figure E.1 Package Dimensions (449-Pin BGA)** 

Note: The Tj (junction temperature) of this LSI becomes over 125°C if operating with the maximum power consumption. So a careful thermal design is necessary. Use a heat sink or forced air cooling to lower the Tj.

REJ09B0158-0100

### **F. Mode Pin Settings**

The MODE8–MODE0 pin values are input in the event of a power-on reset via the PRESET pin.

[Legend]

H: High level input

L: Low level input

#### **Table F.1 Clock Operating Modes with External Pin Combination**



#### **Table F.2 Area 0 Memory Map and Bus Width**



#### **Table F.3 Endian**

#### **Pin Value**



#### **Table F.4 PCI Mode**

#### **Pin Value**



#### **Table F.5 Clock Input**

#### **Pin Value**



#### **Table F.6 Mode Control**

#### **Pin Value**



Note: When using emulation support mode, refer to the emulator manual of the SH7780.



### **G. Pin Functions**

#### **G.1 Pin States**

### **Table G.1 Pin states in Reset, Power-Down State, and Bus-Released State**

















Legend:  $\longrightarrow$ : Disabled (not selected) or not supported

- I: Input
- O: Output
- H: High level output
- L: Low level output
- Z: High impedance state
- PI: Input and pulled up with a built-in pull-up resistance.
- PZ: High impedance and pulled up with a built-in pull-up resistance.
- PI/I, PZ/Z etc.: Depending on the register setting. Refer to section 11, Local Bus State Controller (LBSC), section 28, General Purpose I/O (GPIO), and related module section.
- K: Input is high impedance and output is held its state.
- POR: Power on reset
- Notes: 1. High impedance state until the internal clock is stable.
	- 2. Input state until the internal clock is stable.
	- 3. Do not input signals to these pins immediately after power-on reset because these initial states are port outputs.



### **G.2 Handling of Unused Pins**

#### **Table G.2 Treatment of Unused Pins**





















Notes: Power must be supplied to each power supply pin, even when the function pin is not used. When the pin is not used, do not set the register for the pin.

 1. This pin is pulled-up within this LSI after power-on reset. Set the RDYPUP bit in PPUPR1 (GPIO) to 1 to pull-up off the RDY pin's pulled-up.

- 2. When using an emulator, follow the instruction from the emulator.
- 3. When not using emulator, the pin should be fixed to ground or connected to another pin which operates in the same manner as PRESET. However, when fixed to a ground pin, the following problem occurs. Since the TRST pin is pulled up within this LSI, a weak current flows when the pin is externally connected to ground pin. The value of the current is determined by a resistance of the pull-up MOS for the port pin. Although this current does not affect the operation of this LSI, it consumes unnecessary power.

## **H. Turning On and Off Power Supply**

- Turning On Power Supply
	- There is no restriction for the order of the power supply between each power supplies. Within 300 ms after turning on a single power supply, turn on all the other power supplies. (except DDR-SDRAM power supply backup and RTC power supply backup)
- Turning Off Power Supply
	- There is no restriction for the order of the power supply between each power supplies. Within 300 ms after turning off a single power supply, turn off all the other power supplies. (except DDR-SDRAM power supply backup and RTC power supply backup)



**Figure H.1 Sequence of Turning On and Off Power Supply** 



### **I. Version Registers (PVR, PRR)**

The SH7780 has the read-only registers which show the version of a processor core, and the version of a product. By using the value of these registers, it becomes possible to be able to distinguish the version and product of a processor from software, and to realize the scalability of the high system. Since the values of the version registers differ for every product, please refer to the hardware manual or contact Renesas Technology Corp.

Note: The bit 7 to bit 0 of PVR register and the bit 3 to bit 0 of PRR register should be masked by the software.

#### **Table I.1 Register Configuration**



[Legend] x: Undefined

#### • Processor Version Register (PVR)



#### • Product Register (PRR)



## **J. Part Number List**

### **Table J.1 SH7780 Product Lineup**





Appendix



# Index

## **Numerics**



## **A**



## **B**





### **C**



## **D**





## **E**



### **F**



## **G**





## **H**



## **I**


## $\mathbf{L}$



## $\mathbf{M}$



## $\overline{\mathbf{N}}$



## $\mathbf{O}$



## $\overline{P}$





## $\mathbf R$















## $\mathbf S$



## T







## **U**





## **V**



## **W**







## **Renesas 32-Bit RISC Microcomputer Hardware Manual SH7780**



## RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



## **RENESAS SALES OFFICES**

Refer to "**http://www.renesas.com/en/network**" for the latest and detailed information.

## **Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited**<br>Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.<br>Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology (Shanghai) Co., Ltd.**<br>Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China<br>Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

**Renesas Technology Hong Kong Ltd.**<br>7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong<br>Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**<br>10th Floor, No.99, Fushing North Road, Taipei, Taiwan<br>Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

**Renesas Technology Singapore Pte. Ltd.**<br>1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632<br>Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**<br>Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea<br>Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

**Renesas Technology Malaysia Sdn. Bhd**<br>Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia<br>Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com

# SH7780 Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0158-0100