



±15kV ESD-Protected USB Level Translators in UCSP

MAX3340E/MAX3343E

General Description

The MAX3340E/MAX3343E bidirectional level translators convert logic-level signals to USB signals, and USB signals to logic-level signals. They include the 1.5kΩ USB termination resistor internally, and support both full-speed (12Mbps) and low-speed (1.5Mbps) USB operation. They have built-in ±15kV ESD protection circuitry to guard the USB I/O pins, D+ and D-.

The MAX3340E/MAX3343E operate with V_L at voltages as low as 1.8V, ensuring compatibility with low-voltage ASICs. The MAX3340E/MAX3343E feature a logic-selectable suspend mode that lowers current draw to less than 200μA. The MAX3340E/MAX3343E have a unique reenumerate feature that allows changes in USB communication protocol while the power is on. The MAX3340E/MAX3343E are fully compliant with USB specification 1.1, and the full-speed and low-speed operation under USB specification 2.0.

The MAX3340E/MAX3343E are available in the miniature 4 x 4 chip-scale package, as well as the small 14-pin TSSOP, and are rated for the -40°C to +85°C extended temperature range.

Applications

- Cell Phones
- PC Peripherals
- Data Cradles
- PDA's
- MP3 Players

Features


- ◆ ±15kV ESD Protection on D+ and D-
- ◆ Internal Linear Regulator Allows Direct Powering from the USB
- ◆ Internal 1.5kΩ Termination Resistor for Low/Full Speed
- ◆ Support Low-Speed and Full-Speed USB Communications
- ◆ Comply with USB Standard 1.1
- ◆ Three-State Outputs
- ◆ Reenumerate with Power Applied
- ◆ Up to 15mA Available from the +3.3V Linear Regulator to Power External Circuitry
- ◆ No Power-Supply Sequencing Required
- ◆ Operate with V_L of 1.8V to 3.6V, Ensuring Compatibility with Low-Voltage ASICs
- ◆ Available in Miniature Chip-Scale Package

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX3340EEUD	-40°C to +85°C	14 TSSOP
MAX3340EEBE-T*	-40°C to +85°C	16 UCSP
MAX3343EEUD	-40°C to +85°C	14 TSSOP
MAX3343EEBE-T	-40°C to +85°C	16 UCSP

*Future product—contact factory for availability.

Pin Configurations



±15kV ESD-Protected USB Level Translators in UCSP

ABSOLUTE MAXIMUM RATINGS

(All voltages refer to GND, unless otherwise noted.)

V _{CC}	-0.3V to +6V
V _L	-0.3V to +5.5V
D+, D-	-0.3V to (V _{TRM} + 0.3V)
VP, VM, SUSP, OE/ENUMERATE, MODE, SPEED, REN, RCV, OE, ENUMERATE	-0.3V to (V _L + 0.3V)
V _{TRM}	-0.3V to (V _{CC} + 0.3V)
Maximum Continuous Output Current	±50mA
Short-Circuit Duration (D+, D- to V _{CC} or GND)	Continuous

Continuous Power Dissipation (T_A = +70°C)

14-Pin TSSOP (derate 9.1mW/°C above +70°C)727mW

16-Pin UCSP (derate 7.4mW/°C above +70°C)589mW

Operating Temperature Range

Storage Temperature Range

Junction Temperature

Lead Temperature (soldering 10s)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +4V to +5.5V, GND = 0, V_L = +1.8V to +3.6V, D+ to GND = 15kΩ, D- to GND = 15kΩ, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{CC} = +5V, V_L = +3.3V, T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
USB Supply Voltage	V _{CC}		4		5.5	V
USB Supply Current	I _{CC}	Transmitter-enabled, OE/ENUMERATE low, output static		3	5	mA
USB Supply Current (Suspend Mode)	I _{CC}	SUSP high, OE/ENUMERATE floating, D+, D- static		90	200	μA
LINEAR REGULATOR						
V _{TRM} Voltage		I _{VTRM} = 0 or 15mA, C _{OUT} = 1μF	3.0	3.3	3.6	V
PSRR		10kHz, I _{VTRM} = 15mA, C _{OUT} = 1μF		55		dB
External Capacitor			1			μF
Continuous Output Current	I _{VTRM}		15			mA
ESD PROTECTION (D+, D-)						
Human Body Model				±15		kV
IEC1000-4-2 Air-Gap Discharge				±9		kV
IEC1000-4-2 Contact Discharge				±5		kV
LOGIC-SIDE I/O						
V _L Input Range	V _L		1.8		3.6	V
V _L Supply Current	I _L	RCV, VP, VM open, output static		40		μA
Input High Voltage (Note 2)	V _{IH}		(2/3) × V _L			V
Input Low Voltage (Note 2)	V _{IL}				0.4	V
Output High Voltage (Note 2)	V _{OH}	I _{SOURCE} = +1mA	(2/3) × V _L			V
Output Low Voltage (Note 2)	V _{OL}	I _{SINK} = -1mA			0.4	V
OE/ENUMERATE Input High Voltage	V _{EH}	MAX3340E	V _L - 0.4			V
OE/ENUMERATE Input Low Voltage	V _{EL}	MAX3340E			0.4	V
OE/ENUMERATE Input Impedance		MAX3340E		400		kΩ
$\overline{\text{OE}}$ Input High Voltage	V _{EH}	MAX3343E	V _L - 0.4			V
$\overline{\text{OE}}$ Input Low Voltage	V _{EL}	MAX3343E			0.4	V
ENUMERATE Input High Voltage	V _{EH}	MAX3343E	V _L - 0.4			V

±15kV ESD-Protected USB Level Translators in UCSP

MAX3340E/MAX3343E

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +4V to +5.5V, GND = 0, V_L = +1.8V to +3.6V, D+ to GND = 15kΩ, D- to GND = 15kΩ, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{CC} = +5V, V_L = +3.3V, T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ENUMERATE Input Low Voltage	V _{EL}	MAX3343E			0.4	V
USB-SIDE I/O						
Output Voltage Low	V _{OLD}	D+, D-; 1.5kΩ from D+ or D- to 3.6V, I _{SINK} = 1mA			0.3	V
Output Voltage High	V _{OHD}	D+, D-; 15kΩ from D+ and D- to GND, I _{SOURCE} = 1mA	2.8			V
Input Impedance, MAX3340E	Z _{INP}	D+, D-, OE/ENUMERATE floating	300			kΩ
Single-Ended Input Voltage High	V _{IHD}	D+, D- for VP/VM	2.0			V
Single-Ended Input Voltage Low	V _{ILD}	D+, D- for VP/VM			0.8	V
D+, D- Receiver Hysteresis				200		mV
Driver Output Impedance (Note 3)	R _{OUT}	D+, D- steady state drive I _{VTRM} = 15mA	6		18	Ω
Internal Resistor	R _{PULLUP}		1.425	1.5	1.575	kΩ
Termination Voltage		I _{VTRM} = 0	3		3.6	V
High-Z State Input Leakage		D+, D-; SUSP high	-10		10	μA
Input Common-Mode Voltage Range			0.8		2.5	V
Differential Input Sensitivity		Peak voltage	200			mV

TIMING CHARACTERISTICS

(V_{CC} = +4V to +5.5V, GND = 0, V_L = +1.8V to +3.6V, D+ to GND = 15kΩ, D- to GND = 15kΩ, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{CC} = +5V, V_L = +3.3V, T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SPEED INDEPENDENT TIMING CHARACTERISTICS						
RENB to Receive Three-State Delay Disable Time	t _{PVZ}	(Figure 1a) MAX3340E			17	ns
RENB to Receiver Delay Enable Time	t _{PZV}	(Figure 1a) MAX3340E	15			ns
OE to Receive Three-State Delay Disable Time	t _{PVZ}	(Figure 1a) MAX3343E			17	ns
OE to Receiver Delay Enable Time	t _{PZV}	(Figure 1a) MAX3343E	15			ns
D+/D- RCV Propagation Delay	t _{PLH}	C _{LOAD} = 25pF			25	ns
D+/D- RCV Propagation Delay	t _{PHL}	C _{LOAD} = 25pF			25	ns
D+/D- to VP Propagation Delay	t _{PLH}	C _{LOAD} = 25pF			12	ns
D+/D- to VP Propagation Delay	t _{PHL}	C _{LOAD} = 25pF			12	ns
RCV Rise Time	t _R	C _{LOAD} = 25pF			10	ns
RCV Fall Time	t _F	C _{LOAD} = 25pF			10	ns

±15kV ESD-Protected USB Level Translators in UCSP

MAX3340E/MAX3343E

TIMING CHARACTERISTICS (continued)

(V_{CC} = +4V to +5.5V, GND = 0, V_L = +1.8V to +3.6V, D+ to GND = 15kΩ, D- to GND = 15kΩ, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{CC} = +5V, V_L = +3.3V, T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FULL-SPEED TIMING CHARACTERISTICS						
OE/ENUMERATE to Transmit Delay Enable Time	t _{PZD}	(Figure 1b) MAX3340E	15			ns
OE/ENUMERATE to Driver Three State Delay Disable Time	t _{PDZ}	(Figure 1b) MAX3340E			17	ns
$\overline{\text{OE}}$ to Transmit Delay Enable Time	t _{PZD}	(Figure 1b) MAX3343E			70	ns
$\overline{\text{OE}}$ to Driver Three-State Delay Disable Time	t _{PDZ}	(Figure 1b) MAX3343E			17	ns
VP/VM to D+/D- Propagation Delay (MODE 1)	t _{PLH}	(Figure 3)			25	ns
VM/VP to D+/D- Propagation Delay (MODE 1)	t _{PHL}	(Figure 3)			25	ns
VP and VM Rise Time	t _R	Single-ended receiver, C _{LOAD} = 25pF			10	ns
VP and VM Fall Time	t _F	Single-ended receiver, C _{LOAD} = 25pF			10	ns
D+, D- Rise Time, MODE = 1 (Note 4)	t _R	C _{LOAD} = 50pF	4		20	ns
D+, D- Fall Time, MODE = 1 (Note 4)	t _F	C _{LOAD} = 50pF	4		20	ns
Rise- and Fall-Time Matching, MODE = 1 (Notes 3, 5)	t _R /t _F	C _{LOAD} = 50pF	90		110	%
Output Signal Crossover Voltage, MODE = 1 (Notes 3, 5)	V _{CRS}	C _{LOAD} = 50pF	1.3		2	V
Time to Ignore SEO			14			ns
VP to D+/D- Propagation Delay, MODE = 0 (Note 4)	t _P	C _{LOAD} = 50pF (Figure 2)			30	ns
D+/D- Rise Time, MODE = 0 (Note 4)	t _R	C _{LOAD} = 50pF	4		20	ns
D+, D- Fall Time, MODE = 0 (Note 4)	t _F	C _{LOAD} = 50pF	4		20	ns
Rise- and Fall-Time Matching, MODE = 0 (Note 4)	t _R /t _F	C _{LOAD} = 50pF	90		110	%
Output Signal Crossover, MODE = 0 (Note 4)	V _{CRS}	C _{LOAD} = 50pF	1.3		2	V
LOW-SPEED TIMING CHARACTERISTICS						
OE/ENUMERATE to Transmit Delay Enable Time	t _{PZD}	(Figure 1b) MAX3340E	15			ns
OE/ENUMERATE to Driver Three-State Delay Disable Time	t _{PDZ}	(Figure 1b) MAX3340E			17	ns

±15kV ESD-Protected USB Level Translators in UCSP

MAX3340E/MAX3343E

TIMING CHARACTERISTICS (continued)

(V_{CC} = +4V to +5.5V, GND = 0, V_L = +1.8V to +3.6V, D+ to GND = 15kΩ, D- to GND = 15kΩ, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{CC} = +5V, V_L = +3.3V, T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OE to Transmit Delay Enable Time	t _{PZD}	(Figure 1b) MAX3343E	15			ns
OE to Driver Three-State Delay Disable Time	t _{PDZ}	(Figure 1b) MAX3343E			17	ns
VP/VM to D+/D- Propagation Delay (MODE = 1)	t _{PLH}	(Figure 3) C _{LOAD} = 50pF to 600pF	30		250	ns
VM/VP to D+/D- Propagation Delay (MODE = 1)	t _{PHL}	(Figure 3) C _{LOAD} = 50pF to 600pF	30		250	ns
Transition Rise Time, MODE = 1 (Note 4)	t _R	C _{LOAD} = 50pF to 600pF	75		300	ns
Transition Fall Time, MODE = 1 (Note 4)	t _F	C _{LOAD} = 50pF to 600pF	75		300	ns
Rise- and Fall-Time Matching, MODE = 1 (Note 4)	t _R /t _F	C _{LOAD} = 50pF to 600pF	80		125	%
Time to Ignore SE0			210			ns
Output Signal Crossover Voltage, MODE = 1 (Note 4)	V _{CRS}	C _{LOAD} = 50pF to 600pF	1.3		2	V
VP to D+/D- Propagation Delay, MODE = 0	t _P	(Figure 2) C _{LOAD} = 50pF to 600pF	30		250	ns
Transition Rise Time, MODE = 0 (Note 4)	t _R	C _{LOAD} = 50pF to 600pF	75		300	ns
Transition Fall Time, MODE = 0 (Note 4)	t _F	C _{LOAD} = 50pF to 600pF	75		300	ns
Rise- and Fall-Time Matching, MODE = 0 (Note 4)	t _R /t _F	C _{LOAD} = 50pF to 600pF	80		125	%
Output Signal Crossover Voltage, MODE = 0 (Note 4)	V _{CRS}	C _{LOAD} = 50pF to 600pF	1.3		2	V

Note 1: Parameters are 100% production tested at 25°C, limits over temperature are guaranteed by design.

Note 2: Logic side refers to RCV, VP, VM, SUSP, SPEED, MODE, RENB, OE/ENUMERATE, OE, and ENUMERATE.

Note 3: Excludes external resistors. In order to comply with USB specification 1.1, external 24Ω (±1%) series resistors are recommended at D+ and D-.

Note 4: Not guaranteed if VP = VM = high.


Note 5: Guaranteed by design, not production tested.

±15kV ESD-Protected USB Level Translators in UCSP


Typical Operating Characteristics

($V_{CC} = +5V$, $V_L = +3.3V$, $T_A = +25^\circ C$, unless otherwise noted.)


SINGLE-ENDED RECEIVER PROPAGATION DELAY vs. V_L




SINGLE-ENDED RECEIVER PROPAGATION DELAY vs. V_{CC}




TIME TO ENTER SUSPEND MODE vs. V_{CC}




SKEW vs. V_{CC} (MODE 0) (HIGH SPEED)



SKEW vs. V_{CC} (MODE 0) (LOW SPEED)




MAX3340E OE/ENUMERATE, VP, VM TIMING




A: VP, 2V/div
B: VM, 2V/div
C: OE/ENUMERATE, 5V/div

MAX3340E OE/ENUMERATE, VP, VM TIMING




A: VP, 2V/div
B: VM, 2V/div
C: OE/ENUMERATE, 5V/div

VTRM vs. V_{CC}



SUSPEND RESPONSE




A: SUSP, 2V/div
B: RCV, 2V/div

±15kV ESD-Protected USB Level Translators in UCSP

Typical Operating Characteristics (continued)

($V_{CC} = +5V$, $V_L = +3.3V$, $T_A = +25^\circ C$, unless otherwise noted.)



Pin Description

PIN		NAME	FUNCTION
TSSOP	CSP		
1	D2	RCV	Receiver Output. Single-ended CMOS output. RCV responds to the differential input on D+ and D-. (See Tables 1, 2)
2	D1	VP	System-Side Data Input/Output. Drive OE/ENUMERATE (\overline{OE}) high to make VP a receiver output. Drive OE/ENUMERATE (\overline{OE}) low to make VP a driver input. VP and VM work together. See Table 1 (Table 2).
3	C2	MODE	Mode Control Input. Selects single-ended (mode zero) or differential (mode one) input for the system side when converting logic-level signals to USB-level signals. MODE is pulled to V_{CC} with an internal $10\mu A$ current (MAX3340E only). If MODE is forced high or left floating (MAX3340E), mode one is selected. If MODE is forced low, mode zero is selected. See Table 1 (Table 2).
4	C1	VM	System-Side Data Input/Output. Drive OE/ENUMERATE (\overline{OE}) high to make VM a receiver output. Drive OE/ENUMERATE (\overline{OE}) low to make VM a driver input. VM and VP work together. See Table 1 (Table 2).
5	B1	\overline{OE} ENUMERATE	Output Enable. Drive OE/ENUMERATE high to enable VP/VM outputs. Float to disconnect R_{PULLUP} .
		(\overline{OE})	Output Enable. Drive \overline{OE} high to enable the receiver. Drive \overline{OE} low to enable the driver input.

MAX3340E/MAX3343E

±15kV ESD-Protected USB Level Translators in UCSP

Pin Description (continued)

PIN		NAME	FUNCTION
TSSOP	CSP		
6	A1	RENB	Receive Enable Input. When RENB is forced high, RCV and VM/VP respond to signals at D+/D-. When RENB is forced low, only RCV responds to signals at D+/D-, VM/VP are high impedance. Normally connected to OE/ENUMERATE.
		(ENUMERATE)	Enumerate Input. Drive ENUMERATE low to disconnect the internal 1.5kΩ resistor, and enumerate the USB. With ENUMERATE high, the internal 1.5kΩ resistor is connected to either D+ or D-, depending on the state of SPEED.
7	B2	SUSP	Suspend Input. Drive SUSP low for normal operation. Force SUSP high for low-power state. In low-power state RCV is low, D+/D- are high impedance if OE/ENUMERATE (\overline{OE}) is floating, and VP/VM are active outputs.
8	A2	SPEED	USB Transmission Speed Select Input. If SPEED is forced high, full-speed (12Mbps) is selected and the internal 1.5kΩ pullup resistor is connected to D+. If SPEED is forced low, low-speed (1.5Mbps) is selected and the internal 1.5kΩ pullup resistor is connected to D-.
9	A3	VCC	USB-Side Power-Supply Input. Connect VCC to the incoming USB power supply. Bypass VCC to GND with 0.1μF ceramic and 10μF electrolytic capacitors.
10	A4	GND	Ground
11	B4	D-	USB Differential Data Input/Output. Connect to the USB's D- signal through a 24.3Ω ±1% resistor.
12	C4	D+	USB Differential Data Input/Output. Connect to the USB's D+ signal through a 24.3Ω ±1% resistor.
13	D4	VTRM	Regulated Output Voltage. 3.3V output derived from the VCC input. Bypass VTRM to GND with a 1μF (or more) low-ESR capacitor such as ceramic or plastic film types. Up to 15mA can be drawn from VTRM for powering external components.
14	D3	VL	System-Side Power-Supply Input. Connect to the system's logic-level power supply, 1.8V to 3.6V. Bypass to GND with a 1.0μF capacitor.

() are for the MAX3343E only.

Detailed Description

The MAX3340E/MAX3343E are bidirectional level translators that convert single-ended or differential logic-level signals to differential USB signals, and convert differential USB signals to single-ended or differential logic-level signals. They include an internal 1.5kΩ pullup resistor that can be connected to either D+ or D- for full-speed or low-speed operation (*Functional Diagram*). The MAX3340E/MAX3343E can be energized without concern about power-supply sequencing. Additionally, the USB I/O pins, D+ and D-, are ESD protected to ±15kV. The MAX3340E/MAX3343E can get their USB-side power, VCC, directly from the USB connection, and can operate with system-side power, VL,

down to 1.8V and still meet the USB physical layer specifications. The MAX3340E/MAX3343E support both full-speed (12Mbps) and low-speed (1.5Mbps), USB specification 1.1 operation.

The MAX3340E/MAX3343E have a unique reenumerate feature that works when power is on. Floating OE/ENUMERATE (MAX3340E), or driving ENUMERATE low (MAX3343E), disconnects the internal 1.5kΩ termination resistor from both D+ and D-, reenumerating the USB. This is useful if changes in communication protocol are required while power is applied, and while the USB cable is connected.

±15kV ESD-Protected USB Level Translators in UCSP

MAX3340E/MAX3343E

Timing Diagrams




Figure 1a. Enable and Disable Timing, Receiver




Figure 2. Mode 0 Timing




Figure 1b. Enable and Disable Timing, Transmitter




Figure 3. Mode 1 Timing

Differences between the MAX3343E and the MAX3340E

The MAX33443E \overline{OE} to D+/D- enable time is under 35ns (typ), while the MAX3340E enters SE0 mode for ~150ns at the assertion of \overline{OE} . The MAX3343E separates the \overline{OE} function from the enumerate control, unlike the MAX3340E. Also, the MAX3343E eliminates the receive-enable input (RENB) found on the MAX3340E, as the MAX3343E receivers are enabled by forcing \overline{OE} high. Additionally, the MAX3343E features lower suspend mode current.

Applications Information

Device Control

OE/ENUMERATE (MAX3340E)

OE/ENUMERATE is a dual-function control input. It controls the direction of communication, and can also be

used to reestablish a device on the USB. With OE/ENUMERATE low, the MAX3340E transfers data from the system side to the USB side. With OE/ENUMERATE high, the MAX3340E transfers data from the USB side to the system side. If OE/ENUMERATE is floating for more than 200ns (typ), the internal 1.5k Ω resistor is disconnected from both D+ and D-, signaling the USB to reenumerate the device. This is useful if changes in the USB transmission protocol are required while operating.

\overline{OE} (MAX3343E)

\overline{OE} controls the direction of communication through the device. With \overline{OE} low, the MAX3343E transfers data from the system side to the USB side. With \overline{OE} high, the MAX3343E transfers data from the USB side to the system side.

±15kV ESD-Protected USB Level Translators in UCSP

ENUMERATE (MAX3343E)

The MAX3343E allows software control of USB enumeration. USB specification 1.1 requires a 1.5kΩ pullup resistor to D+ or D- to set the transmission speed (see SPEED). Enumerating the USB requires removing the 1.5kΩ resistor from the circuit, and is accomplished with the MAX3343E by driving ENUMERATE low. With ENUMERATE high, the voltage at SPEED determines how the internal resistor is connected (see the *Functional Diagram*).

MODE

MODE is a control input that selects whether differential or single-ended logic signals are recognized by the system side of the MAX3340E/MAX3343E (Tables 1 and 2). MODE has an internal pullup to V_{CC} (MAX3340E only).

If MODE is forced high or left floating (MAX3340E only), differential input is selected. With differential input selected, outputs D+ and D- follow the differential inputs at VP and VM. If VP and VM are both forced low, an SEO condition is forced on the USB.

Drive MODE and VM low for single-ended input mode. With single-ended input selected, the differential signal on D+ and D- is controlled by VP. If VM is high when MODE is low, D- and D+ are both low, forcing an SEO condition.

RENB (MAX3340E)

Drive RENB (receive enable) high to enable VP and VM as receive outputs. When RENB is forced low VP and VM are high impedance. RCV is unaffected by RENB. Connect RENB to OE/ENUMERATE for normal operation.

SUSP

SUSP, or suspend, is a control input. When SUSP is forced high the MAX3340E/MAX3343E enter low-power state. In this state, the quiescent supply current into V_{CC} is less than 200μA if OE/ENUMERATE is floating and D+ and D- are static. In this mode, RCV is forced low, and D+ and D- are high-impedance inputs (Table 1d).

In suspend mode, VP and VM remain active as receive outputs, VTRM stays on, and the MAX3340E/MAX3343E continue to receive data from the USB.

SPEED

SPEED is a control input that selects between low-speed (1.5Mbps) and full-speed (12Mbps) USB transmission. Internally, it selects whether the 1.5kΩ pullup resistor is connected to D+ (full-speed) or D- (low-speed) (*Functional Diagram*). Force SPEED high to select full-speed, or force SPEED low to select low-speed.

VTRM

VTRM is the 3.3V output of the internal linear voltage regulator. The regulator is used to power the internal portions of the USB side of the MAX3340E/MAX3343E. VTRM can be used to power external devices with the ability to source up to 15mA. The VTRM regulator's supply input is V_{CC}. Connect a 1.0μF (or greater) ceramic or plastic capacitor from VTRM to GND, as close to VTRM as possible.

D+ and D-

D+ and D- are the transmitter I/O connections, and are ESD protected to ±15kV using the Human Body Model, making the MAX3340E/MAX3343E ideal for applications where a robust transmitter is required.

V_{CC}

In most applications, V_{CC} is derived from the USB +5V output. If supplying V_{CC} with an alternative power supply, the input range is 4.0V to 5.5V. Bypass V_{CC} to GND with a 10μF and a 0.1μF capacitor. Place the 0.1μF capacitor closest to the MAX3340E/MAX3343E.

External Components

External Resistors

Two external resistors are required for USB connection, each of them 24.3Ω, ±1%, 1/8W (or greater). Place one resistor in series between D+ of the MAX3340E/MAX3343E and D+ of the USB connector. Place the other resistor in series between D- of the MAX3340E/MAX3343E and D- of the USB connector. The *Typical Operating Circuit* shows these connections.

External Capacitors

Four external capacitors are recommended for proper operation. Use a 0.1μF ceramic for decoupling V_L, a 0.1μF ceramic and a 10μF electrolytic for decoupling V_{CC}, and a 1.0μF (or greater) ceramic or plastic filter capacitor on VTRM. Return all capacitors to GND.

Powering External Components with VTRM

VTRM is the output of the internal 3.3V linear regulator, and requires an external ceramic capacitor, as detailed in the *VTRM* section above. VTRM can source up to 15mA at 3.3V for powering external devices. Note that the source of power for the internal regulator is usually the USB-provided 5V; if so, any devices powered from VTRM lose power if the USB connection is broken. If D+ or D- is shorted to +5V (a fault condition), VTRM follows a diode drop below. If any external circuitry is powered from VTRM, it is recommended that the circuitry be either +5V tolerant, or that an external protection zener is used.

±15kV ESD-Protected USB Level Translators in UCSP

MAX3340E/MAX3343E




Figure 4. Test Circuits

Data Transfer

Receiving Data from the USB (MAX3340E)

Data received from the USB are output to VP/VM in either of two ways, differentially or single ended. To receive data from the USB, force OE/ENUMERATE and RENB high, and force SUSP low. Differential data arriving at D+/D- appears as differential logic signals at VP/VM, and as a single-ended logic signal at RCV. If both D+ and D- are low, then VP and VM are low, signaling an SE0 condition on the bus; RCV is undefined. See Table 1.

Receiving Data from the USB (MAX3343E)

Data received from the USB are output to VP/VM and RCV in either of two ways, differentially or single ended. To receive data from the USB, force \overline{OE} high, and force SUSP low. Differential data arriving at D+/D- appears as differential logic signals at VP/VM, and as a single-ended logic signal at RCV. If both D+ and D- are low, then VP and VM are low, signaling an SE0 condition on the bus; RCV is undefined. See Table 2.

Transmitting Data to the USB (MAX3340E)

The MAX3340E outputs data to the USB differentially on D+ and D-. The logic driving signals may be either differential or single ended. For sending differential logic, force MODE high or let it float, force OE/ENUMERATE, RENB and SUSP low, and apply data to VP and VM. If sending single-ended logic, force MODE low, force RENB, SUSP, OE/ENUMERATE, and VM low, and apply data to VP. With VP low, D+ is low and D- high, resulting in a logic 0. With VP high, D+ is high and D- low, resulting in a logic 1 state. See Table 1.

Transmitting Data to the USB (MAX3343E)

The MAX3343E outputs data to the USB differentially on D+ and D-. The logic driving signals may be either differential or single ended. For sending differential logic, force MODE high, force \overline{OE} and SUSP low, and apply data to VP and VM. If sending single-ended logic, force MODE, SUSP, \overline{OE} , and VM low, and apply data to VP. With VP low, D+ is low and D- high, resulting in a logic 0 state. With VP high, D+ is high and D- low, resulting in a logic 1 state. See Table 2.

$\pm 15kV$ ESD-Protected USB Level Translators in UCSP

Table 1a. MAX3340E Truth Table, Transmit (MODE = 0)

OE/ENUMERATE = 0 (TRANSMIT), RENB = 0					
INPUT		OUTPUT			RESULT
VP	VM	D+	D-	RCV	
0	0	0	1	0	Logic 0
0	1	0	0	X	SEO
1	0	1	0	1	Logic 1
1	1	0	0	X	SEO

Table 1b. MAX3340E Truth Table, Transmit (MODE = 1)

OE/ENUMERATE = 0 (TRANSMIT), RENB = 0					
INPUT		OUTPUT			RESULT
VP	VM	D+	D-	RCV	
0	0	0	0	X	SEO
0	1	0	1	0	Logic 0
1	0	1	0	1	Logic 1
1	1	1	1	X	Undefined

Table 1c. MAX3340E Truth Table, Receive

OE/ENUMERATE = 1 (RECEIVE), RENB = 1					
INPUT		OUTPUT			RESULT
D+	D-	VP	VM	RCV	
0	0	0	0	X	SEO
0	1	0	1	0	Logic 0
1	0	1	0	1	Logic 1
1	1	1	1	X	Undefined

Table 1d. MAX3340E Function Select

SUSP	OE/ENUMERATE	RENB	D+/D-	RCV	VP/VM	FUNCTION
0	0	0	Driving	Active	High-Z	Normal driving (differential receiver active)
0	0	1	Driving	Active	Active	Conflict state: not permitted
0	1	0	High-Z	Active	High-Z	RPULLUP connected
0	1	1	High-Z	Active	Active	Receiving
1	0 or 1	0 or 1	High-Z	0	Active	Low-power state
0	Float	0 or 1	High-Z	Active	High-Z	RPULLUP disconnected
1	Float	0 or 1	High-Z	0	Active	RPULLUP disconnected

±15kV ESD-Protected USB Level Translators in UCSP

MAX3340E/MAX3343E

Table 2a. MAX3343E Truth Table, Transmit (MODE = 0)

$\overline{OE} = 0$ (TRANSMIT)					
INPUT		OUTPUT			RESULT
VP	VM	D+	D-	RCV	
0	0	0	1	0	Logic 0
0	1	0	0	X	SE0
1	0	1	0	1	Logic 1
1	1	0	0	X	SE0

Table 2b. MAX3343E Truth Table, Transmit (MODE = 1)

$\overline{OE} = 0$ (TRANSMIT)					
INPUT		OUTPUT			RESULT
VP	VM	D+	D-	RCV	
0	0	0	0	X	SE0
0	1	0	1	0	Logic 0
1	0	1	0	1	Logic 1
1	1	1	1	X	Undefined

Table 2c. MAX3343E Truth Table, Receive

$\overline{OE} = 1$ (RECEIVE)					
INPUT		OUTPUT			RESULT
D+	D-	VP	VM	RCV	
0	0	0	0	X	SE0
0	1	0	1	0	Logic 0
1	0	1	0	1	Logic 1
1	1	1	1	X	Undefined

Table 2d. MAX3343E Function Select

SUSP	ENUMERATE	\overline{OE}	D+/D-	RCV	VP/VM	FUNCTION
0	0	0	Driving	Active	High-Z	Normal driving
0	0	1	High-Z	Active	Active	Normal receiving, RpULLUP disconnected
0	1	0	Driving	Active	High-Z	Normal driving
0	1	1	High-Z	Active	Active	Normal receiving, RpULLUP connected
1	0	0 or 1	High-Z	0	Active	Suspend mode, RpULLUP disconnected
1	1	0 or 1	High-Z	0	Active	Suspend mode, RpULLUP connected

±15kV ESD-Protected USB Level Translators in UCSP

ESD protection

To protect the MAX3340E/MAX3343E against ESD, D+ and D- have extra protection against static electricity to protect the devices up to ±15kV. The ESD structures withstand high ESD in all states; normal operation, suspend, and powered down. In order for the 15kV ESD structures to work correctly a 1µF or greater capacitor must be connected from VTRM to GND.

ESD protection can be tested in various ways; the D+ and D- input/output pins are characterized for protection to the following limits:

- 1) ±15kV using the Human Body Model.
- 2) ±5kV using the Contact Discharge method specified in IEC 1000-4-2.
- 3) ±9kV using the IEC 1000-4-2 Air-Gap method.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

Figure 5a shows the Human Body Model, and Figure 5b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a 1.5kΩ resistor.

IEC 1000-4-2

The IEC 1000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits. The MAX3340E/MAX3343E help you design equipment that meets Level 2 of IEC 1000-4-2, without the need for additional ESD-protection components.

The major difference between tests done using the Human Body Model and IEC 1000-4-2 is a higher peak current in IEC 1000-4-2, because series resistance is lower in the IEC 1000-4-2 model. Hence, the ESD withstand voltage measured to IEC 1000-4-2 is generally lower than that measured using the Human Body Model. Figure 6a shows the IEC 1000-4-2 model.

The Air-Gap Discharge test involves approaching the device with a charged probe. The Contact Discharge method connects the probe to the device before the probe is energized.




Figure 5a. Human Body ESD Test Models




Figure 5b. Human Body Model Current Waveform





Figure 6a. IEC 1000-4-2 ESD Test Model

±15kV ESD-Protected USB Level Translators in UCSP

Typical Operating Circuit



MAX3340E/MAX3343E

Machine Model

The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing. Of course, all pins require this protection during manufacturing, not just RS-232 inputs and outputs. Therefore, after PC board assembly, the Machine Model is less relevant to I/O ports.


UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuit board techniques, bump-pad layout, and recommended reflow temperature profile as well as the latest information on reliability testing results, go to the Maxim website at www.maxim-ic.com/UCSP for the Application Note "UCSP - A Wafer-Level Chip-Scale Package".

±15kV ESD-Protected USB Level Translators in UCSP

MAX3340E/MAX3343E

Functional Diagram



±15kV ESD-Protected USB Level Translators in UCSP

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

MAX3340E/MAX3343E

TOP VIEW

BOTTOM VIEW

SYMBOL	COMMON DIMENSIONS			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	—	1.10	—	.043
A ₁	0.05	0.15	.002	.006
A ₂	0.85	0.95	.033	.037
b	0.19	0.30	.007	.012
b ₁	0.19	0.25	.007	.010
c	0.09	0.20	.004	.008
c ₁	0.09	0.14	.004	.006
D	SEE VARIATIONS		SEE VARIATIONS	
E	4.30	4.50	.169	.177
e	0.65 BSC		.026 BSC	
H	6.25	6.55	.246	.258
L	0.50	0.70	.020	.028
N	SEE VARIATIONS		SEE VARIATIONS	
α	0°	8°	0°	8°

SIDE VIEW

END VIEW

JEDEC	N	VARIATIONS				
		MILLIMETERS		INCHES		
		MIN.	MAX.	MIN.	MAX.	
AB-1	14	D	4.90	5.10	.193	.201
AB	16	D	4.90	5.10	.193	.201
AC	20	D	6.40	6.60	.252	.260
AD	24	D	7.70	7.90	.303	.311
AE	28	D	9.60	9.80	.378	.386

DETAIL A

LEAD TIP DETAIL

NOTES:

- DIMENSIONS D AND E DO NOT INCLUDE FLASH
- MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm PER SIDE
- CONTROLLING DIMENSION: MILLIMETER
- MEETS JEDEC OUTLINE MD-153. SEE JEDEC VARIATIONS TABLE
- 'N' REFERS TO NUMBER OF LEADS
- THE LEAD TIPS MUST LIE WITHIN A SPECIFIED ZONE. THIS TOLERANCE ZONE IS DEFINED BY TWO PARALLEL PLANES. ONE PLANE IS THE SEATING PLANE, DATUM [-C-]; THE OTHER PLANE IS AT THE SPECIFIED DISTANCE FROM [-C-] IN THE DIRECTION INDICATED

DALLAS SEMICONDUCTOR **MAXIM**

PROPRIETARY INFORMATION

TITLE: PACKAGE OUTLINE, TSSOP 4.40mm BODY

APPROVAL	DOCUMENT CONTROL NO.	REV.
	21-0066	F 1/1

TSSOP4.40mm:EPS

±15kV ESD-Protected USB Level Translators in UCSP

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

TOP VIEW

COMMON DIMENSIONS	
A	0.60±0.05
A1	0.27±0.03
A2	0.33 REF.
b	∅0.37 BASIC
D1	1.50 BASIC
E1	1.50 BASIC
e	0.50 BASIC
SD	0.25 BASIC
SE	0.25 BASIC

PKG. CODE	VARIABLE DIMENSIONS		DEPOPULATED SOLDER BALLS
	D	E	
B16-1	2.02±0.05	2.02±0.05	NONE
B16-2	2.02±0.05	2.02±0.05	B3, C3
B16-3	2.02±0.05	2.02±0.05	B3, C2
B16-4	2.02±0.05	2.02±0.05	B2, C3

NOTES:
 1. ALL DIMENSIONS ARE IN MILLIMETERS.
 2. PRODUCT MARKING: NUMBER OF CHARACTERS AND LINES VARY PER PRODUCT.

BOTTOM VIEW

SIDE VIEW

PROPRIETARY INFORMATION
 TITLE: PACKAGE OUTLINE, 4x4 UCSP
 APPROVAL: _____ DOCUMENT CONTROL NO: 21-0101 REV: F 1/1

T6L UCSP.EPS

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**