

Audio, Dual-Matched NPN Transistor

Data Sheet MAT12

FEATURES

Very low voltage noise: 1 nV/ $\sqrt{\text{Hz}}$ maximum at 100 Hz Excellent current gain match: 0.5% typical Low offset voltage (Vos): 200 μ V maximum Outstanding offset voltage drift: 0.03 μ V/°C typical High gain bandwidth product: 200 MHz

PIN CONFIGURATION




Figure 1. 6-Lead TO-78

GENERAL DESCRIPTION

The MAT12 is a dual, NPN-matched transistor pair that is specifically designed to meet the requirements of ultralow noise audio systems.

With its extremely low input base spreading resistance (rbb' is typically 28 Ω) and high current gain (h_{FE} typically exceeds 600 at I_C = 1 mA), the MAT12 can achieve outstanding signal-to-noise ratios. The high current gain results in superior performance compared to systems incorporating commercially available monolithic amplifiers.

Excellent matching of the current gain (Δh_{FE}) to about 0.5% and low V_{OS} of less than 10 μV typical make the MAT12 ideal for symmetrically balanced designs, which reduce high-order amplifier harmonic distortion.

Stability of the matching parameters is guaranteed by protection diodes across the base emitter junction. These diodes prevent

degradation of beta and matching characteristics due to reverse biasing of the base emitter junction.

The MAT12 is also an ideal choice for accurate and reliable current biasing and mirroring circuits. Furthermore, because the accuracy of a current mirror degrades exponentially with mismatches of V_{BE} between transistor pairs, the low V_{OS} of the MAT12 does not need offset trimming in most circuit applications.

The MAT12 is a good replacement for the MAT02, and its performance and characteristics are guaranteed over the extended temperature range of -40°C to +85°C.

TABLE OF CONTENTS

reatures	I
Pin Configuration	1
General Description	
Revision History	
Specifications	
Electrical Characteristics	
Absolute Maximum Ratings	4

Thermal Resistance	4
ESD Caution	4
Typical Performance Characteristics	5
Applications Information	8
Fast Logarithmic Amplifier	8
Outline Dimensions	10
Ordering Guide	10

REVISION HISTORY

/14—Rev. 0 to Rev. A	
Change to Gain Bandwidth Product Parameter	3

7/10—Revision 0: Initial Version

Data Sheet

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 V_{CB} = 15 V, I_O = 10 μA , T_A = 25°C, unless otherwise specified.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
DC AND AC CHARACTERISTICS						
Current Gain ¹	h _{FE}	$I_C = 1 \text{ mA}$	300	605		
		$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$	300			
		$I_C = 10 \mu A$	200	550		
		-40 °C $\leq T_A \leq +85$ °C	200			
Current Gain Match ²	Δh_{FE}	$10 \mu A \le I_C \le 1 mA$		0.5	5	%
Noise Voltage Density ³	e _N	$I_C = 1 \text{ mA}, V_{CB} = 0 \text{ V}$				
		$f_0 = 10 \text{ Hz}$		1.6	2	nV/√Hz
		$f_0 = 100 \text{ Hz}$		0.9	1	nV/√Hz
		$f_0 = 1 \text{ kHz}$		0.85	1	nV/√Hz
		$f_0 = 10 \text{ kHz}$		0.85	1	nV/√Hz
Low Frequency Noise (0.1 Hz to 10 Hz)	e _N p-p	$I_C = 1 \text{ mA}$		0.4		μV p-p
Offset Voltage	Vos	$V_{CB} = 0 \text{ V, } I_{C} = 1 \text{ mA}$		10	200	μV
		-40 °C \leq T _A \leq $+85$ °C			220	μV
Offset Voltage Change vs. V _{CB}	$\Delta V_{OS}/\Delta V_{CB}$	$0 \text{ V} \le V_{CB} \le V_{MAX}^4, 1 \mu A \le I_C \le 1 mA^5$		10	50	μV
Offset Voltage Change vs. Ic	$\Delta V_{OS}/\Delta I_{C}$	$1 \mu A \le I_C \le 1 \text{ mA}^5, V_{CB} = 0 \text{ V}$		5	70	μV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	-40 °C $\leq T_A \leq +85$ °C		0.08	1	μV/°C
		-40 °C \leq T _A \leq +85°C, V _{OS} trimmed to 0 V		0.03	0.3	μV/°C
Breakdown Voltage, Collector to Emitter	BV _{CEO}		40			V
Gain Bandwidth Product	f_T	$I_C = 10 \text{ mA}, V_{CE} = 10 \text{ V}$		200		MHz
Collector-to-Base Leakage Current	Ісво	$V_{CB} = V_{MAX}$		25	500	рΑ
		-40 °C $\leq T_A \leq +85$ °C		3		nA
Collector-to-Collector Leakage Current ^{6, 7}	lcc	$V_{CC} = V_{MAX}$		35	500	рΑ
		-40 °C $\leq T_A \leq +85$ °C		4		nA
Collector-to-Emitter Leakage Current ^{6, 7}	I _{CES}	$V_{CE} = V_{MAX}, V_{BE} = 0 V$		35	500	рА
		-40 °C $\leq T_A \leq +85$ °C		4		nA
Input Bias Current	I _B	$I_C = 10 \mu A$			50	nA
		-40 °C $\leq T_A \leq +85$ °C			50	nA
Input Offset Current	los	$I_C = 10 \mu A$			6.2	nA
		$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$			13	nA
Input Offset Current Drift ⁶	$\Delta I_{OS}/\Delta T$	$I_C = 10 \ \mu A, -40^{\circ}C \le T_A \le +85^{\circ}C$		40	150	pA/°C
Collector Saturation Voltage	V _{CE (SAT)}	$I_C = 1 \text{ mA}, I_B = 100 \mu\text{A}$		0.05	0.2	V
Output Capacitance	Сов	$V_{CB} = 15 \text{ V}, I_E = 0 \mu \text{A}$		23		рF
Bulk Resistance ⁶	R _{BE}	$10 \mu\text{A} \leq I_{\text{C}} \leq 10 \text{mA}$		0.3	1.6	Ω
Collector-to-Collector Capacitance	Ccc	$V_{CC} = 0 V$		35		рF

 $^{^1}$ Current gain is guaranteed with collector-to-base voltage (V_{CB}) swept from 0 V to V_{MAX} at the indicated collector currents.

² Current gain match (Δh_{FE}) is defined as follows: $\Delta h_{FE} = (\bar{1}00(\Delta l_B)(h_{FE\,min})/l_C)$.

 $^{^3}$ Noise voltage density is guaranteed, but not 100% tested. 4 This is the maximum change in V_{OS} as V_{CB} is swept from 0 V to 40 V.

 $^{^5}$ Measured at I_C = 10 μA and guaranteed by design over the specified range of I_C

⁶ Guaranteed by design.

 $^{^{7}}$ I_{CC} and I_{CES} are verified by the measurement of I_{CBO}.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Breakdown Voltage of Collector-to-Base Voltage (BV _{CBO})	40 V
Breakdown Voltage of Collector-to-Emitter Voltage (BV _{CEO})	40 V
Breakdown Voltage of Collector-to-Collector Voltage (BVcc)	40 V
Breakdown Voltage of Emitter-to-Emitter Voltage (BV _{EE})	40 V
Collector Current (Ic)	20 mA
Emitter Current (I _E)	20 mA
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Junction Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

Package Type	θја	θις	Unit
6-Lead TO-78	150	45	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, $V_{CE} = 5$ V, unless otherwise specified.




Figure 2. Low Frequency Noise (0.1 Hz to 10 Hz), $I_c = 1$ mA, Gain = 10,000,000




Figure 3. Noise Voltage Density vs. Frequency




Figure 4. Total Noise vs. Collector Current, f = 1 kHz




Figure 5. Current Gain vs. Collector Current ($V_{CB} = 0 V$)




Figure 6. Current Gain vs. Temperature (Excludes I_{CBO})




Figure 7. Base Emitter Voltage vs. Collector Current




Figure 8. Small Signal Input Resistance vs. Collector Current




Figure 9. Small Signal Output Conductance vs. Collector Current




Figure 10. Collector Current vs. Saturation Voltage




Figure 11. Collector-to-Base Leakage Current vs. Temperature




Figure 12. Collector-to-Base Capacitance vs. Reverse Bias Voltage




Figure 13. Collector-to-Collector Capacitance vs. Collector-to-Substrate Voltage




Figure 14. Collector-to-Collector Leakage Current vs. Temperature




Figure 15. Collector-to-Collector Capacitance vs. Reverse Bias Voltage

APPLICATIONS INFORMATION

FAST LOGARITHMIC AMPLIFIER

The circuit of Figure 16 is a modification of a standard logarithmic amplifier configuration. Running the MAT12 at 2.5 mA per side (full scale) allows for a fast response with a wide dynamic range. The circuit has a seven decade current range and a five decade voltage range, and it is capable of 2.5 μs settling time to 1% with a 1 V to 10 V step. The output follows the equation:

$$V_O = \frac{R_3 + R_2}{R_2} \frac{kT}{q} \ln \frac{V_{REF}}{V_{IN}}$$

To compensate for the temperature dependence of the kT/q term, a resistor with a positive 0.35%/°C temperature coefficient is selected for R_2 . The output is inverted with respect to the input and is nominally -1 V/decade using the component values indicated.




Figure 16. Fast Logarithmic Amplifier

LOG CONFORMANCE TESTING

The log conformance of the MAT12 is tested using the circuit shown in Figure 18. The circuit employs a dual transdiode logarithmic converter operating at a fixed ratio of collector currents that are swept over a 10:1 range. The output of each transdiode converter is the V_{BE} of the transistor plus an error term, which is the product of the collector current and r_{BE} , the bulk emitter resistance. The difference of the V_{BE} is amplified at a gain of $\times 100$ by the AMP02 instrumentation amplifier. The differential emitter base voltage (ΔV_{BE}) consists of a temperature-dependent dc level plus an ac error voltage, which is the deviation from true log conformity as the collector currents vary.

The output of the transdiode logarithmic converter comes from the following idealized intrinsic transistor equation (for silicon)

$$V_{BE} = \frac{kT}{q} \ln \frac{I_C}{I_S} \tag{1}$$

where:

k is Boltzmann's constant (1.38062 × 10⁻²³ J/K). q is the unit electron charge (1.60219 × 10^{-19°}C). T is the absolute temperature, K (= °C + 273.2). I_S is the extrapolated current for $V_{BE} \rightarrow 0$ (V_{BE} tending to zero). I_C is the collector current.

An error term must be added to Equation 1 to allow for the bulk resistance (r_{BE}) of the transistor. Error due to the op amp input current is limited by use of the AD8512 dual op amp. The resulting AMP02 input is:

$$\Delta V_{BE} = \frac{kT}{q} = \ln \frac{I_{C1}}{I_{C2}} + I_{C1} r_{BE1} - I_{C2} r_{BE2}$$
 (2)

A ramp function that sweeps from 1 V to 10 V is converted by the op amps to a collector current ramp through each transistor.

Because I_{C1} is made equal to 10 I_{C2} , and assuming T_A = 25°C, Equation 2 becomes

$$\Delta V_{BE} = 59 \text{ mV} + 0.9 I_{C1} r_{BE} (\Delta r_{BE} \sim 0)$$

As viewed on an oscilloscope, the change in ΔV_{BE} for a 10:1 change in I_C is shown in Figure 17.




Figure 17. Emitter Base, Log Conformity

With the oscilloscope ac-coupled, the temperature dependent term becomes a dc offset and the trace represents the deviation from true log conformity. The bulk resistance can be calculated from the voltage deviation, $\Delta V_{\rm O}$, and the change in collector current (9 mA):

$$r_{BE} = \frac{\Delta V_O}{9 \text{ mA}} \times \frac{1}{100} \tag{3}$$

This procedure solves for r_{BE} for Side A. Switching R_1 and R_2 provides the r_{BE} for Side B. Differential r_{BE} is found by making $R_1 = R_2$.





Figure 18. Log Conformance Circuit

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
MAT12AHZ	–40°C to +85°C	6-Pin Metal Header Package [TO-78]	H-06

Dimensions shown in inches and (millimeters)

 $^{^{1}}$ Z = RoHS Compliant Part.

NOTES

NOTES