



## **Summary and Features**

- $E \text{cos} \theta$  T<sup>M</sup> Meets all existing and proposed harmonized energy efficiency standards including: CECP (China), CEC, EPA, AGO, European Commission
- No-load consumption <40 mW at 230 VAC
- >81% active-mode efficiency (exceeds standards requirement of 76%)
- BP/M capacitor value selects MOSFET current limit for greater design flexibility
- Output overvoltage protection (OVP) using primary bias winding sensed shutdown feature
- Precision OVP circuit guarantees precise selection of over voltage detection threshold
- Tightly toleranced  $1<sup>2</sup>f$  parameter (-10%, +12%) reduces system cost:
	- Increases MOSFET and magnetics power delivery
		- Reduces overload power, which lowers output diode and capacitor costs
- Integrated TinySwitch-4 Safety/Reliability features:
	- Accurate (±5%), auto-recovering, hysteretic thermal shutdown function maintains safe PCB temperatures under all conditions
	- Auto-restart protects against output short circuit and open loop fault conditions
	- >3.2 mm creepage on package enables reliable operation in high humidity and high pollution environments
- Meets EN550022 and CISPR-22 Class B conducted EMI

The products and applications illustrated herein (including circuits external to the products and transformer construction) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at *www.powerint.com*.

> **Power Integrations**  5245 Hellyer Avenue, San Jose, CA 95138 USA. Tel: +1 408 414 9200 Fax: +1 408 414 9201 *www.powerint.com*

**Table of Contents** 







### **Important Note:**

Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency approved. Therefore, all testing should be performed using an isolation transformer to provide the AC input to the prototype board.



## **1 Introduction**

This engineering report describes a universal input 5 V, 4 A power supply designed around a TNY290PG device from the TinySwitch-4 family of ICs. Although designed as an auxiliary or bias supply for a personal computer (PC) power supply, this design can also be used as a general-purpose evaluation platform for TinySwitch-4 devices.

Typically, PC power supplies have a power factor corrected (PFC) input stage. However, since the bias supply must operate before the PFC stage is active, this supply has been designed for universal input operation.

Input rectification and input storage capacitance have been included, for evaluation purposes. This stage and the EMI filter components would normally be part of the main PC supply, in an actual application.

This report contains the power supply specification, the circuit diagram, a complete bill of materials (BOM), the PIXls transformer spreadsheet design results, complete transformer documentation, the printed circuit board (PCB) layout and relevant performance data.



**Figure 1 – Populated Circuit Board Photograph.** 



# **2 Power Supply Specification**

The table below represents the minimum acceptable performance of the design. Actual performance is listed in the results section.





# **3 Schematic**



will be part of main power supply input













**Figure 4 –** Schematic (Configuration – 3: Fast AC Reset with Latching Precision OVP Detection Circuit).



# **4 Circuit Description**

This converter is configured as a flyback. The output provides 4 A at 5 V. The converter will operate over an input voltage range of 90 VAC to 295 VAC or 100 VDC  $-$  420 VDC. The output is regulated using a TL431 regulator IC located on the secondary side. An optocoupler is used to isolate the feedback signal in this circuit.

## *4.1 Input Rectifier and Filter*

This circuit is designed for standby applications and components F1, RT1, C1, L1 and BR1 are only provided for standalone testing. Fuse F1 will effectively isolate the converter from the supply source in the event of short-circuit failure. Thermistor RT1 limits the inrush current at start-up. Bridge rectifier BR1 rectifies the input supply and charges the bulk storage capacitor C2.

In order to determine the efficiency of this board when used as a PC standby power supply, it is recommended that the input thermistor be replaced with a wire jumper and capacitor C2 increased to a value equal to the PFC output capacitor used in the circuit. The efficiency measured using this method should closely resemble the performance that can be achieved in a PC power supply assuming there are no significant differences in the bridge rectifier and the EMI filter sections.

## *4.2 TNY290PG Primary*

The TNY290PG device (U1) is an integrated circuit, which includes a power MOSFET, an oscillator, control, start-up and protection functions.

A clamp circuit (D1, VR1, R1 and C3) limits the voltage that appears on the drain of U1 each time its power MOSFET turns off. This clamp design maximizes efficiency at light load.

The output of the bias/auxiliary supply winding is rectified by diode D3 and filtered by capacitor C4. The rectified and filtered output of the bias winding can be used to power external circuitry on the primary side, such as the PFC and main converter control circuits. The bias winding is also used to supply current to the TNY290PG BYPASS/MULTIFUNCTION (BP/M) pin during steady state operation. The value of resistor R4 is selected to deliver the IC supply current to the BP/M pin, thereby inhibiting the internal high-voltage current source that normally charges the BP/M pin capacitor (C9). This results in reduced input power consumption under light load and no-load conditions.

Capacitor C16 provides high frequency decoupling of the internally generated 5.85 V IC supply voltage. Three different capacitor values could be used for C9, which would select one of three internal current limit sets. A 10  $\mu$ F capacitor was used in this design, which selects the increased current limit set for a TNY290PG.



The transistor of optocoupler U3 pulls current out of the ENABLE/UNDER-VOLTAGE (EN/UV) pin of U1. The IC keeps switching as long as the current drawn from its EN/UV pin is less than 90  $\mu$ A. It stops switching whenever the current drawn from the EN/UV pin exceeds that threshold, which ranges from 90  $\mu$ A to 150  $\mu$ A (with the typical value being 115  $\mu$ A). By enabling and disabling switching pulses, the feedback loop regulates the output voltage of the power supply.

An internal state machine sets the power MOSFET current limit to one of four levels, depending on the main output load current. This ensures that the effective switching frequency remains above the audible frequency range. The lowest current limit (used at no-load) makes the transformer flux density so low that dip-varnished transformers produce no perceptible audible noise.

## *4.3 Output Rectification*

Schottky diode D4 provides output rectification, while capacitors C6 and C7 are the main output filter capacitors. Inductor L2 and capacitor C8 form the LC post filter to reduce the amplitude of switching ripple in the power supply output. Capacitor C8 also provides improved transient response.

## *4.4 Output Feedback*

Resistors R6 and R7 form a voltage divider network. A portion of the output voltage is fed into the input terminal of the TL431 (U2). The TL431 varies its cathode voltage in an attempt to keep its input voltage constant (equal to 2.5 V,  $\pm$ 2%). As the cathode voltage changes, the current through the LED and transistor within U3 change. Whenever the EN/UV pin current exceeds its threshold, the next switching cycle is disabled. Whenever the EN/UV pin current falls below the threshold, the next switching cycle is enabled. As the load is reduced, the number of enabled switching cycles decreases, which lowers the effective switching frequency and the switching losses. This results in almost constant efficiency down to very light loads, which is ideal for meeting energy efficiency requirements. Capacitor C10 rolls off the gain of U3 with frequency, to ensure stable operation. Capacitor C11 prevents the output voltage from overshooting at start-up.

## *4.5 UV Lockout*

Resistors R12 and R13 which are connected between input to the bridge rectifier BR1 and the EN/UV pin of U1 enable the undervoltage lockout function. When these resistors are used, start-up is inhibited until the current into the  $EN/UV$  pin exceeds 25  $\mu$ A. The values of R12 and R13 sets a start-up voltage threshold that prevents output voltage glitches when the input voltage is abnormally low, such as when the AC input capacitor is discharging during shutdown. Additionally, the UVLO status is checked whenever a loss of regulation occurs, such as during an output overload or short-circuit. This effectively latches U1 off until the input voltage is removed and reapplied. With the values of R12, R13 and R15 shown in Figure 2, the UVLO threshold is approximately 100 VDC (71 VAC).



Three possible configurations can be made using the circuit board and the schematic for each of the configurations is shown in this report.

### **1. Configuration 1 (AC Sense with Simple OVP Detection Circuit)**

This is the default configuration and represents the circuit assembled on the board as shipped. The board is shipped with the configuration shown in Figure.2 which senses the input voltage directly at the input of the bridge rectifier. This AC sensing technique reduces no-load power consumption and hence is preferred. When using this technique it is necessary to use the resistor R15 which ensures that sufficient current is injected into the EN/UV pin even when no current flows through the resistors R12 and R13 which is for approximately 50% of each line cycle. This ensures that the UV detection feature is enabled at all times thereby preventing any hiccup during a slow brown-in or during a line dropout.

The OV fault is automatically reset in each line cycle in this configuration

### **2. Configuration 2 (AC Sense with Precision OVP Detection Circuit)**

Configuration 2 is shown in Figure 3. This configuration is same as Configuration 1 except that it uses a precision OVP detection circuit which is described in section 4.6 of the report

The OV fault is automatically reset in each line cycle in this configuration

### **3. Configuration 3 (Fast AC Reset with Precision OVP Detection Circuit)**

Configuration 3 as shown in Figure 4 shows a way of sensing the line voltage while simultaneously providing the ability of latching the OV fault. The fault is reset in less than 3 seconds after the input supply is removed. In this configuration, resistor R15 could be eliminated unless if it is permissible to allow output voltage hiccup during a line dropout.

### *4.6 Overvoltage Protection (OVP)*

The OVP function is provided by VR2 and the latching shutdown function built into U1. If the feedback loop became an open circuit, due to the failure of U3, for example, the main output voltage and the bias winding voltage would both rise. Once the bias voltage exceeded the sum of the voltage across VR2 and the BP/M pin voltage, current would flow into the BP/M pin. When that current exceeds the OV shutdown threshold ( $\approx$ 5.5 mA), the latching shutdown function is triggered and MOSFET switching is disabled. MOSFET switching is enabled in each line cycle with the AC-sense configuration used. When Configuration 3 as described above is used, switching remains disabled until capacitor C5 discharges on removal of the input supply or the BP/M pin capacitor (C9) is discharged below 4.8 V.

A precision OVP circuit is shown in Figure 3 and Figure 4. The precision OVP detection circuit has the ability to ensure that the detection threshold remains approximately the same from no-load to full load and for any line voltage within the specified range. Resistor R10 and capacitor C12 shown in Figure 3 form a low pass filter that removes any high frequency switching noise in the bias winding voltage waveform. The waveform across capacitor C12 is a clean rectangular waveform with its level corresponding to the voltage induced in the bias winding based on the turn's ratio between the bias winding and the main output. During a condition such as failure of the feedback circuit, the output voltage and the voltage at the output of the bias winding starts rising which results in a voltage across C12 which exceeds the sum of diode drop of diode D2, Zener voltage of VR3, base-emitter voltage of transistor Q1 and the voltage at the BP pin of U1. This causes the transistor to conduct resulting in a current flow into the BP pin that exceeds the OV shutdown threshold.



## **5 PCB Layout**



**Figure 5 - Printed Circuit Layout.** 



# **6 Bill of Materials**

(Material list for Configuration-1 as shipped from the factory)

Item	Qty	<b>Ref Des</b>	<b>Description</b>	<b>Mfg Part Number</b>	Mfg
$\mathbf{1}$	1	BR <sub>1</sub>	1000 V, 2 A, Bridge Rectifier, KBPM	2KBP10M-E4/51	Vishay
2	$\mathbf{1}$	C <sub>1</sub>	100 nF, 275 VAC, Film, X2	B32921C3104M	Epcos
3	$\mathbf{1}$	C <sub>2</sub>	68 μF, 450 V, Electrolytic, Low ESR, (16 x 35)	EKXG451ELL680MMN3S	United Chemi-Con
4	$\mathbf{1}$	C <sub>3</sub>	2.2 nF, 1 kV, Disc Ceramic	562R5GAD22	Vishay
5	$\mathbf{1}$	C4	100 µF, 50 V, Electrolytic, Gen. Purpose, (8 x 11.5)	EKZE500ELL101MHB5D	Nippon Chemi-Con
6	$\mathbf{1}$	C <sub>5</sub>	1.5 nF, 100 V, Ceramic, X7R	RPER72A152K2P1A03B	<b>MURATA</b>
7	$\overline{2}$	C6 C7	1500 µF, 10 V, Electrolytic, Very Low ESR, 22 m $\Omega$ , (10 x 25)	EKZE100ELL152MJ25S	Nippon Chemi-Con
8	$\mathbf{1}$	C <sub>8</sub>	1000 μF, 10 V, Electrolytic, Gen. Purpose, (10 x 16)	EEU-FM1A102L	Panasonic
9	$\mathbf{1}$	C <sub>9</sub>	10 $\mu$ F, 16 V, Electrolytic, Gen. Purpose, (5 x 11)	UVR1C100MDD	Nichicon
10	$\mathbf{1}$	C10	47 nF, 100 V, Ceramic, X7R	SR201C473KAR	<b>AVX</b>
11	$\mathbf{1}$	C <sub>11</sub>	2.2 µF, 50 V, Electrolytic, Gen. Purpose, (5 x 11)	EKME500ELL2R2ME11D	Nippon Chemi-Con
12	$\mathbf{1}$	C13	2.2 nF, Ceramic, Y1	440LD22-R	Vishay
13	$\mathbf{1}$	C <sub>16</sub>	100 nF, 100 V, Ceramic, X7R	RPER71H104K2K1A03B	Murata
14	$\mathbf{1}$	D <sub>1</sub>	800 V, 1 A, Ultrafast Recovery, 75 ns, DO-41	UF4006-E3	Vishay
15	$\mathbf{1}$	D <sub>3</sub>	600 V, 1 A, Fast Recovery Diode, 200 ns, DO-41	1N4937RLG	On Semi
16	$\mathbf{1}$	D <sub>4</sub>	60 V, 30 A, Dual Schottky, TO-220AB	STPS30L60CT	ST
17	$\mathbf{1}$	F <sub>1</sub>	5 A, 250 V, Fast, TR5	37015000410	Littlefuse
18	$\mathbf{1}$	HS <sub>1</sub>	Heat sink, TO220 Power Vertical Mount With Pins/6-32 Thds, Black (16.26 mm) W X (25.40 mm) H X (18 mm)	581002B02500G	Aavid/Thermalloy
19	$\mathbf{1}$	J1	2 Position (1 x 2) header, 0.156 pitch, Vertical, Straight-Friction Lock Header	26-48-1025	Molex
20	$\overline{2}$	JP1 JP2	Wire Jumper, Insulated, #24 AWG, 0.3 in	C2003A-12-02	Gen Cable
21	$\mathbf{1}$	L1	10 mH, 0.6 A, Common Mode Choke	ELF-18D290G	Panasonic
22	$\mathbf{1}$	L2	$2.2 \mu H, 6.0 A$	<b>RLPI-1008</b>	<b>Renco Elecronics</b>
23	$\mathbf{1}$	R <sub>1</sub>	22 $\Omega$ , 5%, 1/2 W, Carbon Film	CFR-50JB-22R	Yageo
24	$\mathbf{1}$	R <sub>2</sub>	8.2 $\Omega$ , 5%, 1/4 W, Carbon Film	CFR-25JB-8R2	Yageo
25	$\mathbf{1}$	R <sub>3</sub>	4.7 $\Omega$ , 5%, 1/2 W, Carbon Film	CFR-50JB-4R7	Yageo
26	$\mathbf{1}$	R <sub>4</sub>	30 kΩ, 5%, 1/8 W, Carbon Film	CFR-12JB-30K	Yageo
27	$\mathbf{1}$	R <sub>9</sub>	47 $\Omega$ , 5%, 1/8 W, Carbon Film	CFR-12JB-47R	Yageo
28	$\overline{2}$	<b>R6 R7</b>	10 k $\Omega$ , 1%, 1/4 W, Metal Film	ERO-S2PHF1002	Panasonic
29	$\mathbf{1}$	R <sub>8</sub>	1 k $\Omega$ , 5%, 1/8 W, Carbon Film	CFR-12JB-1K0	Yageo
30	$\overline{2}$	R <sub>12</sub> R <sub>13</sub>	2.0 M $\Omega$ , 5%, 1/4 W, Carbon Film	CFR-25JB-2M0	Yageo
31	$\mathbf{1}$	R <sub>14</sub>	3.3 k $\Omega$ , 5%, 1/8 W, Carbon Film	CFR-12JB-3K3	Yageo
32	$\mathbf{1}$	R <sub>15</sub>	1.5 M $\Omega$ , 5%, 1/8 W, Carbon Film	CFR-12JB-1M5	Yageo
33	$\mathbf{1}$	RT <sub>1</sub>	NTC Thermistor, 6 Ohms, 2 A	MF72-006D9	Cantherm
34	$\mathbf{1}$	SCREW1	SCREW MACHINE PHIL 6-32 X 1/4 SS	PMSSS 632 0025 PH	<b>Building Fasteners</b>
35		T1	Bobbin, EE22, Vertical, 10 pins Transformer	BE-22-1110CPFR SNX-R1612	<b>TDK</b> Santronics USA
36	$\mathbf{1}$	TP <sub>1</sub>	Test Point, BLK, THRU-HOLE MOUNT	5011	Keystone
37	$\mathbf{1}$	TP <sub>2</sub>	Test Point, WHT, THRU-HOLE MOUNT	5012	Keystone
38	$\mathbf{1}$	U <sub>1</sub>	TinySwitch-4,DIP-8C	TNY290PG	Power Integrations
39	$\mathbf{1}$	U <sub>2</sub>	2.495 V Shunt Regulator IC, 2%, 0 to 70C, TO-92	TL431CLPG	On Semi
40	$\mathbf{1}$	U3	Optocoupler, 35 V, CTR 300-600%, 4-DIP	PC817X4NSZ0F	Sharp
41	$\mathbf{1}$	VR1	150 V, 5 W, 5%, TVS, DO204AC (DO-15)	P6KE150A	LittleFuse
42	$\mathbf{1}$	VR <sub>2</sub>	27 V, 5%, 500 mW, DO-35	1N5254B	Microsemi
43	1	WASHER1	WASHER FLAT #6 SS	620-6Z	Olander Co

Note: Diode D5 is substituted with a wire jumper (#22 AWG) for Configuration 1 and 2.





### Additional components required for Configuration-2:

Note: VR2 is not required for Configuration-2 and 3.

#### Additional components required for Configuration-3:





# **7 Transformer Specification**



**Figure 6 - Transformer Electrical Diagram.** 

## *7.1 Electrical Specifications*



### *7.2 Materials*





## *7.3 Transformer Build Diagram*



**Figure 7 - Transformer Build Diagram.** 

## *7.4 Transformer Construction*





## *7.5 Transformer Illustrations*





















# **8 Transformer Design Spreadsheet**













## **9 Performance Data**

All measurements performed at room temperature, 60 Hz frequency for 90 VAC and 115 VAC; 50 Hz frequency for 230 VAC and 265 VAC.



## *9.1 Efficiency – 68 F Input Capacitor C2 and Thermistor RT1 in Circuit*

Figure 8 - Efficiency with 68 µF Input Capacitor and Thermistor In-Circuit, Room Temperature.





*9.2 Efficiency – Without Thermistor RT1 in Circuit (Replaced with a Jumper)* 

Figure 9 - Efficiency with 68 µF Input Capacitor, Room Temperature.





9.3 Efficiency - 380 VDC Input Right at the 68  $\mu$ F Input Bulk Capacitor

Figure 10 - Efficiency with 220 µF Input Capacitor, Room Temperature.





*9.4 Maximum Output Power* 

**Figure 11 - Maximum Output Power.** 



## **10 80 Plus Average Efficiency Measurement**

Efficiency was measured at 325.2 VDC and 162.6 VDC, which were DC equivalent voltage for 230 VAC and 115 VAC. DC input was connected directly to the 68  $\mu$ F bulk capacitor at primary side. The test results are listed in the following table.





## *10.1 Input Power at No-Load*

Input power at no load was tested with 2 minutes integration mode after power on about 1 hour. The 1 hour time can significantly reduce the leakage current of input capacitor and thus the no-load input power.



Figure 12 - Input Power at No-Load.







Figure 13 - Input Power at 250 mW Load, Room Temperature.





*10.3 Available Standby Output Power* 





## *10.4 Regulation*













## **11 Thermal Performance**

The unit was allowed to reach thermal equilibrium prior to the measurement. Figure 17 is the temperature profile of the board at room temperature.



**Figure 17 – Top and Bottom Side Thermal Images of the Board at 85 VAC, Full Load, Room Temperature.** 

Full load temperature of key components at  $50^{\circ}$ C ambient:



Table 1 – Thermal Performance of Key Components at 85 VAC, Full Load, 50°C Ambient.



# **12 Waveforms**





*12.2 Drain Voltage and Current Start-up Profile* 



Figure 20 - Start-up Profile, 90 VAC, No-Load Upper:  $I_{DRAIN}$ , 0.5 A, 200  $\mu s$  / div. Lower:  $V_{DRAIN}$ , 200 V / div.



Figure 21 - Start-up Profile, 90 VAC, Full Load Upper:  $I_{DRAIN}$ , 0.5 A, 200  $\mu s$  / div. Lower:  $V_{DRAIN}$ , 200 V / div.





Upper: I<sub>DRAIN</sub>, 0.5 A / div. Lower:  $V_{DRAIN}$ , 200 V, 200  $\mu s$  / div.



Lower:  $V_{DRAIN}$ , 200 V, 200  $\mu s$  / div.





### *12.3 Output Voltage Start-up Profile*



### *12.4 Load Transient Response*

Load transient setting:

 Frequency = 75 Hz Duty Cycle = 50% Slew Rate =  $0.1$  A /  $\mu$ s







### *12.5 Output Ripple Measurements*

#### 12.5.1 Ripple Measurement Technique

For DC output ripple measurements, a modified oscilloscope test probe must be utilized in order to reduce spurious signals due to pick-up. Details of the probe modification are provided in the figures below.

The 4987BA probe adapter is affixed with two capacitors tied in parallel across the probe tip. The capacitors include one (1) 0.1  $\mu$ F / 50 V ceramic type and one (1) 1.0  $\mu$ F / 50 V aluminum electrolytic. The aluminum electrolytic type capacitor is polarized, so proper polarity across DC outputs must be maintained (see below).



**Figure 30 – Oscilloscope Probe Prepared for Ripple Measurement. (End Cap and Ground Lead** Removed.)



Figure 31 - Oscilloscope Probe with Probe Master (**www.probemaster.com**) 4987A BNC Adapter. (Modified with Wires for Ripple Measurement, and Two Parallel Decoupling Capacitors Added.)





### 12.5.2 Measurement Results

**Power Integrations** 

www.powerint.com



## *12.6 Brown In and Brown Out Test at Full Load*

AC Input transient setting: Frequency = 50 Hz

 AC input= 0 VAC to 90 VAC, and 90 VAC to 0 VAC Slew rate =  $1 V / S$ 



Upper:  $V_{IN}$ , 100 V / div. Lower:  $V_{\text{OUT}}$ , 2 V, 50 ms / div





## **13 Line Surge**

Differential input line 1.2/50  $\mu$ s surge testing was conducted on a single test unit to IEC61000-4-5. Input voltage was set at 230 VAC. Output was loaded at full load and operation was verified following each surge event.





## **14 Output Overvoltage Shutdown**

All tests shown were conducted by shorting the optocoupler U3 LED while the power supply was in operation.

### *14.1 Test Results*







## **15 EMI**

Full load EMI was tested with resistor load after the board was powered on for 20 minutes.





 $70$ 

60

50

40

30

 $\overline{20}$ 

 $10$ 

 $\mathfrak{g}$ -10



**Figure 54 –** 115 VAC, Line with Artificial Hand **Figure 55 –** 115 VAC, Neutral with Artificial Hand Connected to the Output.<br>Connected to the Output.





Connected to the Output.



**Figure 56 – 230 VAC, Line with Artificial Hand <b>Figure 57 – 230 VAC, Neutral with Artificial Hand** Connected to the Output. Connected to the Output.



# **16 Revision Summary**





#### **For the latest updates, visit our website: www.powerint.com**

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

#### **PATENT INFORMATION**

The products and applications illustrated herein (including transformer construction and circuitsí external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

The PI Logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero, HiperPFS, HiperTFS, HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©Copyright 2012 Power Integrations, Inc.

### **Power Integrations Worldwide Sales Support Locations**

#### **WORLD HEADQUARTERS**

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service: Phone: +1-408-414-9665 Fax: +1-408-414-9765 *e-mail: usasales@powerint.com* 

#### **CHINA (SHANGHAI)**

Rm 1601/1610, Tower 1 Kerry Everbright City No. 218 Tianmu Road West Shanghai, P.R.C. 200070 Phone: +86-021-6354-6323 Fax: +86-021-6354-6325 *e-mail: chinasales@powerint.com*

#### **CHINA (SHENZHEN)**

3<sup>rd</sup> Floor, Block A, Zhongtou International Business Center, No. 1061, Xiang Mei Road, FuTian District, ShenZhen, China, 518040 Phone: +86-755-8379-3243 Fax: +86-755-8379-5828 *e-mail: chinasales@powerint.com*

#### **GERMANY**

Lindwurmstrasse 114 80337, Munich **Germany** Phone: +49-895-527- 39110 Fax: +49-895-527-39200 *e-mail: eurosales@powerint.com*

#### **INDIA**

#1, 14<sup>th</sup> Main Road Vasanthanagar Bangalore-560052 India Phone: +91-80-4113-8020 Fax: +91-80-4113-8023 *e-mail: indiasales@powerint.com*

#### **ITALY**

Via Milanese 20, 3<sup>rd</sup>. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701 Fax: +39-028-928-6009 *e-mail: eurosales@powerint.com*

#### **JAPAN**

Kosei Dai-3 Building 2-12-11, Shin-Yokohama, Kohoku-ku, Yokohama-shi, Kanagawa 222-0033 Japan Phone: +81-45-471-1021 Fax: +81-45-471-3717 *e-mail: japansales@powerint.com taiwansales@powerint.com*

#### **KOREA**

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea Phone: +82-2-2016-6610 Fax: +82-2-2016-6630 *e-mail: koreasales@powerint.com eurosales@powerint.com*

#### **SINGAPORE**

51 Newton Road, #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 Fax: +65-6358-2015 *e-mail: singaporesales@powerint.com*

#### **TAIWAN**

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu District Taipei 114, Taiwan R.O.C. Phone: +886-2-2659-4570 Fax: +886-2-2659-4550 *e-mail:* 

#### **EUROPE HQ**

1st Floor, St. James's House East Street, Farnham Surrey GU9 7TJ United Kingdom Phone: +44 (0) 1252-730-141 Fax: +44 (0) 1252-727-689 *e-mail:* 

#### **APPLICATIONS HOTLINE**

World Wide +1-408-414- 9660

**APPLICATIONS FAX**  World Wide +1-408-414- 9760

