## **EXCALIBUR**

## 30-A Dual Output Isolated DC/DC Converter



### **Features**

- Dual 15-A Outputs (Independently Regulated)
- · Power-up/Down Sequencing
- Input Voltage Range: 36 V to 75 V
- 1500 VDC Isolation
- Temp Range: -40 to 100 °C
- High Efficiency: 88 %
- Fixed Frequency Operation
- Over-Current Protection (Both Outputs)

- Dual Logic On/Off Control
- Over-Temperature Shutdown
- Over-Voltage Protection (Coordinated Shutdown)
- Under-Voltage Lockout
- Input Differential EMI Filter
- IPC Lead Free 2
- Safety Approvals: UL1950 CSA 22.2 950

### **Description**

The PT4660 Excalibur™ Series is a 30-A rated, dual-output isolated DC/DC converter that combines state-of-the-art power conversion technology with unparalleled flexibility. These modules operate from a standard telecom (–48 V) central office (CO) supply to produce two independently regulated outputs.

The PT4660 series is characterized with high efficiencies and ultra-fast transient response, and incorporates many features to facilitate system integration. These include a flexible "On/Off" enable control, output current limit, over-temperature

protection, and an input under-voltage lockout (UVLO). In addition, both output voltages are designed to meet the power-up/power-down sequencing requirements of popular DSPs.

The PT4660 series is housed in space-saving solderable copper case. The package does not require a heatsink and is available in both vertical and horizontal configurations, including surface mount. The 'N' configuration occupies less than 2 in² of PCB area.

### **Ordering Information**


Pt. No.	Vo <sub>1</sub> /Vo <sub>2</sub>
PT4661□	= 5.0/3.3 Volts
PT4662□	= 3.3/2.5  Volts
PT4663□	= 3.3/1.8 Volts
PT4665□	= 3.3/1.5  Volts
PT4666□	= 2.5/1.8  Volts
PT4667□	= 5.0/1.8 Volts
PT4668□	= 3.3/1.2  Volts

### PT Series Suffix (PT1234x)

Case/Pin Configuration	Order Suffix	Package Code
Vertical	N	(EKD)
Horizontal	Α	(EKA)
SMD	С	(EKC)

(Reference the applicable package code drawing for the dimensions and PC board layout)

### **Typical Application**





## 30-A Dual Output Isolated DC/DC Converter

#### **Pin-Out Information**

Pin	Function
1	+Vin
2	-Vin
3	EN 1
4	EN 2
5	TEMP
6	AUX
7	Do Not Connect
8	Do Not Connect
9	+Vo <sub>1</sub>

Pin	Function
10	$+Vo_1$
11	+Vo <sub>1</sub>
12	+Vo <sub>1</sub>
13	Vo <sub>1</sub> Adjust
14	COM
15	COM
16	COM
17	COM
18	COM

Pin	Function
19	COM
20	Vo <sub>2</sub> Adjust
21	+Vo,
22	+Vo,
23	+Vo,
24	+Vo,
25	Do Not Connect
26	Do Not Connect

### On/Off Logic

Pin 3	Pin 4	Output Status
1	×	Off
0	1	On
×	0	Off

#### Notes:

 $Logic \ 1 = Open \ collector$  $Logic \ 0 = -Vin \ (pin \ 2) \ potential$ 

For positive Enable function, connect pin 3 to pin 2 and use pin 4.

For negative Enable function, leave pin 4 open and use pin 3.

Note: Shaded functions indicate signals that are referenced to the input (-Vin) potential.

### **Pin Descriptions**

**+Vin:** The positive input supply for the module with respect to  $-V_{in}$ . When powering the module from a -48 V telecom central office supply, this input is connected to the primary system ground.

**-Vin:** The negative input supply for the module, and the 0 VDC reference for the *EN 1*, *EN 2*, *TEMP*, and *AUX* signals. When the module is powered from a +48-V supply, this input is connected to the 48-V Return.

**EN 1:** This an open-collector (open-drain) negative logic input that enables the module output. This pin is TTL compatible and referenced to  $-V_{in}$ . A logic '0' at this pin enables the module's outputs, and a logic '1' or high impedance disables the module's outputs. If not used, the pin must be connected to  $-V_{in}$ .

**EN 2:** An open-collector (open-drain) positive logic input that enables the module output. This pin is TTL compatible and referenced to  $-V_{in}$ . A logic '1' or high impedance enables the module's outputs. If not used, the pin should be left open circuit.

**AUX:** Produces a regulated output voltage of  $11.6 \text{ V} \pm 5 \%$ , which is referenced to  $-V_{in}$ . The current drawn from the pin must be limited to 10mA. The voltage may be used to indicate the output status of the module to a primary referenced circuit, or power a low-current amplifer.

**TEMP:** This is the output voltage produced by the module's internal temperature sensor. The voltage at this pin is referenced to  $-V_{in}$  and rises approximately 10 mV/°C from an intital value of 0.1 VDC at -40 °C.

$$V_{\text{temp}} = 0.5 + 0.01 \cdot T_{\text{sense}}$$

The signal is available whenever the module is supplied with a valid input voltage, and is independent of the enable logic status. (Note: A load impedance of less than 1  $M\Omega$  will adversly affect the module's over-temperature shutdown threshold. Use a high-impedance input when monitoring this signal.)

**Vo<sub>1</sub>:** The higher regulated output voltage, which is referenced to the *COM* node.

**Vo2:** The lower regulated output voltage, which is referenced to the *COM* node.

**COM:** The secondary return reference for the module's two regulated output voltages. It is dc isolated from the input supply pins.

**Vo<sub>1</sub> Adjust:** Using a single resistor, this pin allows  $Vo_1$  to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit.

**Vo<sub>2</sub> Adjust:** Using a single resistor, this pin allows  $Vo_2$  to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit.

### **30-A Dual Output Isolated DC/DC Converter**

**Specifications** (Unless otherwise stated,  $T_a = 25$  °C,  $V_{in} = 48$  V, &  $Io_1 = Io_2 = 10$  A)


				PT4660 SERIES		
Characteristics	Symbols	Conditions	Min	Тур	Max	Units
Output Current	Io <sub>1</sub> , Io <sub>2</sub>	$V_{01}$ $V_{01} \le 3.3 \text{ V}$ $V_{01} = 5.0 \text{ V}$	0		15 10	A
		Vo <sub>2</sub> All voltages	0	_	15	A
	Io <sub>1</sub> +Io <sub>2</sub>	Total (both outputs) $V_{01} \le 3.3 \text{ V}$ $V_{01} = 5.0 \text{ V}$	0	=	30 25	A
Input Voltage Range	V <sub>in</sub>		36	48	75	V
Set Point Voltage Tolerance	Votol		_	±1	±2	$%V_{o}$
Temperature Variation	$\Delta \text{Reg}_{\text{temp}}$	-40 to +100 °C Case, Io <sub>1</sub> =Io <sub>2</sub> =0 A	_	±0.5	_	$%V_{o}$
Line Regulation	ΔReg <sub>line</sub>	Over V <sub>in</sub> range with Io <sub>1</sub> =Io <sub>2</sub> =5 A	_	±5	±10	mV
Load Regulation	$\Delta \text{Regload}$	$\begin{array}{lll} 1 \text{ A} \leq & \text{Io}_1 \leq & \text{Io}_1 \text{max}, \text{ Io}_2 = & 1 \text{ A} \\ 1 \text{ A} \leq & \text{Io}_2 \leq & \text{Io}_1 \text{max}, \text{ Io}_1 = & 1 \text{ A} \end{array} \qquad \begin{array}{lll} \Delta Vo_1 \\ \Delta Vo_2 \end{array}$		±2 ±2	±10 ±10	mV
Cross Regulation	$\Delta \text{Reg}_{\text{cross}}$	$\begin{array}{lll} 1 \text{ A} \leq & Io_2 \leq & Io_1 \text{max, } Io_1 = 1 \text{ A} \\ 1 \text{ A} \leq & Io_1 \leq & Io_1 \text{max, } Io_2 = 1 \text{ A} \end{array} \qquad \begin{array}{ll} \Delta Vo_1 \\ \Delta Vo_2 \end{array}$	_	±2 ±2	±10 ±5	mV
Total Output Variation	$\Delta V_{o}$ tol	$ \begin{array}{ll} \text{Includes set-point, line load,} & \Delta Vo_1 \\ -40 ^{\circ}\text{C to} + 100 ^{\circ}\text{C case} & \Delta Vo_2 \end{array} $	_	±2 ±2	±3 ±3	$%V_{o}$
Efficiency	η	PT4661 PT4662 PT4663 PT4665 PT4666 PT4667 PT4668		88 87 86 86 85 88		%
V <sub>o</sub> Ripple (pk-pk)	$V_r$	$Io_1=Io_2=5$ A, 20 MHz bandwidth $V_o=5$ V $V_o<5$ V	_	_	75 50	mV <sub>pp</sub>
Transient Response	t <sub>tr</sub>	1 A/µs load step from 50 % to 100 % I <sub>o</sub> max (either output)	_	25 6.0	100	μSec %V <sub>o</sub>
Current Limit	$I_{LIM}$	Each output with other unloaded	15.5	18	_	A
Output Rise Time	t <sub>on</sub>	At turn-on to within 90 % of V <sub>o</sub>	_	5	10	mSec
Output Over-Voltage Protection	OVP	Either output; shutdown and latch off	_	125 (1)	_	$%V_{o}$
Output Voltage Adjustment	$\Delta V_{o}$ adj	Vo <sub>1</sub> , Vo <sub>2</sub>	_	±10	_	%Vo
Switching Frequency	fs		270	_	330	kHz
Under-Voltage-Lockout	UVLO	Rising Falling	<del>-</del> 30	34 32	36	V
Internal Input Capacitance	C <sub>in</sub>		_	2	_	μF
Enable Control Inputs Input High Voltage Input Low Voltage	V <sub>IH</sub> V <sub>IL</sub>	Referenced to -V <sub>in</sub>	3.5 0	=	— 0.8 <sup>(2)</sup>	v
Input Low Current	$ m I_{IL}$		_	0.5	_	mA
Standby Current	I <sub>in</sub> standby	Pins 2, 3, & 4 connected	_	3	5	mA
External Output Capacitance	Cout	Per each output	0		5,000	μF
Primary/Secondary Isolation	$V_{iso}$		1500	_	_	V
	${ m C_{iso}} { m R_{iso}}$		10	1500	_	pF MΩ
Temperature Sense	V <sub>temp</sub>	Output voltage at temperatures:- 40 °C 100 °C		0.1 (3) 1.5 (3)	_	V
Operating Temperature Range	Ta	Over V <sub>in</sub> range	-40	_	85 (4)	°C
Over-Temperature Protection	OTP	Case temperature (auto restart)	100	_	_	°C
Solder Reflow Temperature	$T_{reflow}$	Surface temperature of module pins or case	_	_	215 (5)	°C
Storage Temperature	T <sub>s</sub>	_	-40	_	125	°C
Mechanical Shock	_	Per Mil-STD-883D, Method 2002.3	_	500	_	G's
Mechanical Vibration	_	Per Mil-STD-883D, Method 2007.2, Suffix N 20–2,000 Hz Suffixes A, C	_	10 (6) 20 (6)	_	G's
Weight	_	_	_	90	_	grams
Flammability	_	Materials meet UL 94V-0				


Notes: (1) This is a fixed parameter. Adjusting Vo<sub>1</sub> or Vo<sub>2</sub> higher will increase the module's sensitivity to over-voltage detection. For more information, see the application note on output voltage adjustment.


- application note on output voltage adjustment.
  (2) The EN<sub>1</sub> and EN<sub>2</sub> control inputs (pins 3 & 4) have internal pull-ups and may be controlled with an open-collector (or open-drain) transistor. Both inputs are diode protected and can be connected to +V<sub>in</sub>. The maximum open-circuit voltage is 5.4 V.
  (3) Voltage output at "TEMP" pin is defined by the equation:- V<sub>TEMP</sub> = 0.5 + 0.01·T, where T is in °C. See pin descriptions for more information.
  (4) See SOA curves or consult the factory for the appropriate derating.
  (5) During solder reflow of SMD package version do not elevate the module case, pins, or internal component temperatures above a peak of 215 °C. For further guidance refer to the application note, "Reflow Soldering Requirements for Plug-in Power Surface Mount Products," (SLTA051).
  (6) The case pins on the through-holed package types (suffixes N & A) must be soldered. For more information see the applicable package outline drawing.





### **PT4661** ( $V_1/V_2$ =5.0V/3.3V); $V_{in}$ =48V (See Notes A & B)


















**Note A:** All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typical data for the converter. **Note B:** SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.


### **PT4662** ( $V_1/V_2$ =3.3 V/2.5 V); $V_{in}$ =48 V (See Notes A & B)






















### **PT4663** ( $V_1/V_2$ =3.3 V/1.8 V); $V_{in}$ =48 V (See Notes A & B)

















**Note A:** All Characteristic data in the above graphs has been developed from actual products tested at 25 °C. This data is considered typical data for the converter. **Note B:** SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.





### **PT4665** ( $V_1/V_2$ =3.3 V/1.5 V); $V_{in}$ =48 V (See Notes A & B)


















**Note A:** All Characteristic data in the above graphs has been developed from actual products tested at 25 °C. This data is considered typical data for the converter. **Note B:** SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.


### **PT4666** ( $V_1/V_2 = 2.5 \text{ V/1.8 V}$ ); $V_{in} = 48 \text{ V}$ (See Notes A & B)
















Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25 °C. This data is considered typical data for the converter.


Note B: SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.





## **PT4667 (V<sub>1</sub>/V<sub>2</sub> =5 V/1.8 V); V<sub>in</sub> =48 V** (See Notes A & B)






















### **PT4668** ( $V_1/V_2 = 3.3 \ V/1.2 \ V$ ); $V_{in} = 48 \ V$ (See Notes A & B)














Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25 °C. This data is considered typical data for the converter.

Note B: SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.



## Operating Features & System Considerations for the PT4660 & PT4680 Dual-Output Converters

#### **Over-Current Protection**

The dual-outputs of the PT4660 and PT4680 series of DC/DC converters have independent output voltage regulation and current limit control. Applying a load current in excess of the current limit threshold at either output will cause the respective output voltage to drop. However, the voltage at Vo<sub>2</sub> is derived from Vo<sub>1</sub>. Therefore a current limit fault on Vo<sub>1</sub> will also cause Vo<sub>2</sub> to drop. Conversely, a current limit fault applied to Vo<sub>2</sub> will only cause Vo<sub>2</sub> voltage to drop, and Vo<sub>1</sub> will remain in regulation.

The current limit is continuous with some current fold-back. This means that at short circuit, the value of the output current can be less than the rated output of the converter. This is to reduce power dissipation when a fault is present. As with any foldback-limited source, if a constant current load is applied to the converter with a value greater than the short-circuit current, the output voltage will not come up. Resistive and non-linear load circuits are not affected by this characteristic as long as the current at startup does not exceed the short-circuit current of the converter. The majority of low-voltage analog and digital applications are not affected by this restriction. However, when testing with an electronic load the constant resistance setting should be used.

### **Output Over-Voltage Protection**

Each output is monitored for over voltage (OV). For fail safe operation and redundancy, the OV fault detection circuitry uses a separate reference to the voltage regulation circuits. The OV threshold is fixed, and set nominally 25 % higher than the set-point output voltage. If either output exceeds the threshold, the converter is shutdown and must be actively reset. The OV protection circuit can be reset by momentarily turning the converter off. This is accomplished by either cycling one of the output enable control pins (EN1 or EN2), or by removing the input power to the converter. Note: If Vo1 or Vo2 is adjusted to a higher voltage, the margin between the respective steady-state output voltage and its OV threshold is reduced. This can make the module sensitive to OV fault detection, that may result from random noise and load transients.

### **Over-Temperature Protection**

The converter has an internal temperature sensor. At a case temperature of approximately 115 °C the converter will shut down, and will automatically restart when the temperature returns to about 100 °C. The analog voltage generated by the sensor is also made available at the *TEMP* output (pin 5), and can be monitored by the

host system for diagnostic purposes. Consult the 'Pin Descriptions' section of the data sheet for further information on this feature.

### **Under-Voltage Lock-Out**

The Under-Voltage Lock-Out (UVLO) circuit prevents operation of the converter whenever the input voltage to the module is insufficient to maintain output regulation. The UVLO has approximately 2 V of hysterisis. This is to prevent oscillation with a slowly changing input voltage. Below the UVLO threshold the module is off and the enable control inputs, *EN1* and *EN2* are inoperative.

### **Primary-Secondary Isolation**

The PT4460 and PT4680 series of DC/DC converters incorporate electrical isolation between the input terminals (primary) and the output terminals (secondary). All converters are production tested to a withstand voltage of 1500 VDC. The isolation complies with UL60950 and EN60950, and the requirements for operational isolation. This allows the converter to be configured for either a positive or negative input voltage source.

The regulation control circuitry for these modules is located on the secondary (output) side of the isolation barrier. Control signals are passed between the primary and secondary sides of the converter via a proprietory magnetic coupling scheme. This eliminates the use of opto-couplers. The data sheet 'Pin Descriptions' and 'Pin-Out Information' provides guidance as to which reference (primary or secondary) that must be used for each of the external control signals.

### **Fuse Requirements**

To comply with safety agency requirements, these converters <u>must</u> be operated with an external input fuse. A fast-acting 250-V fuse is required. Table 1-1 gives the recommended current rating for the product series being used.

Table 1-1; Recommended Fuse Rating

Product Series	Input Bus	Total lout	Fuse Rating
PT4660	48 V	30 A	7 A
PT4680	$24\mathrm{V}$	20 A	10 A



# Using the On/Off Enable Controls on the PT4660 & PT4680 Series of Dual-Output Converters

The PT4660 (48V input) and PT4680 (24V input) series of dual-output DC/DC converters incorporate both positive and negative logic output enable controls. EN1 (pin 3) is the negative enable input, and EN2 (pin 4) is the positive enable input. Both inputs are TTL logic compatible, and are electrically referenced to  $-V_{in}$  (pin 2) on the primary (input) side of the converter. A pull-up resistor is not required, but may be added if desired. Adding a pull-up resistor from either EN1 or EN2, up to  $+V_{in}$ , will not damage the converter.


### **Automatic (UVLO) Power-Up**

Connecting EN1 (pin 3) to  $-V_{in}$  (pin 2) and leaving EN2 (pin 4) open-circuit configures the converter for automatic power up. (See data sheet "Typical Application"). The converter control circuitry incorporates an "Under Voltage Lockout" (UVLO) function, which disables the output until the minimum specified input voltage is present (See data sheet Specifications). The UVLO circuitry ensures a clean transition during power-up and power-down, allowing the converter to tolerate a slow-rising input voltage. For most applications EN1 and EN2, can be configured for automatic power-up.

#### **Positive Output Enable (Negative Inhibit)**

To configure the converter for a positive enable function, connect EN1 (pin 3) to  $-V_{in}$  (pin 2), and apply the system On/Off control signal to EN2 (pin 4). In this configuration, a logic '0' ( $-V_{in}$  potential) applied to pin 4 disables the converter outputs. An example of this configuration is detailed in Figure 2-1.

Figure 2-1; Positive Enable Configuration




### **Negative Output Enable (Positive Inhibit)**

To configure the converter for a negative enable function, EN2 (pin 4) is left open circuit, and the system On/Off control signal is applied to EN1 (pin 3). A logic '0' (- $V_{in}$  potential) must then be applied to pin 3 in order to enable

the outputs of the converter. An example of this configuration is detailed in Figure 2-2. Note: The converter will only produce and output voltage if a valid input voltage is applied to  $\pm V_{in}$ .


Figure 2-2; Negative Enable Configuration



### **On/Off Output Voltage Sequencing**

The output voltages from these dual-output DC/DC converters are independantly regulated, and are internally sequenced to meet the power-up requirements of popular microprocessor and DSP chipsets. Figure 2-3 shows the waveforms from a PT4661 after the converter is enabled at t=0s. During power-up, the Vo<sub>1</sub> and Vo<sub>2</sub> voltage waveforms typically track within 0.4V prior to Vo<sub>2</sub> reaching regulation. The waveforms were measured with a 5-Adc resistive load at each output, and with a 48-VDC input source applied. The converter typically produces a fully regulated output within 25ms. The actual turn-on time will vary slightly with input voltage, but the power-up sequence is independent of the load at either output.

Figure 2-3; Vo<sub>1</sub>, Vo<sub>2</sub> Power-Up Sequence



During turn-off, both outputs drop rapidly due to the discharging effect of actively switched rectifiers. The voltage at  $Vo_1$  remains higher than  $Vo_2$  during this period. The discharge time is typically 100 $\mu$ s, but will vary with the amount of external load capacitance.



### Adjusting the Output Voltage of the PT4660 & PT4680 Series of Dual-Output Converters

The dual output voltages from the PT4660 (48-V Bus), and PT4680 (24-V Bus) series of DC/DC converters can be independently adjusted by up to 10 %, higher or lower than the factory trimmed pre-set voltage. The adjustment method requires the addition of a single external resistor  $^1$ . Table 3-1 gives the adjustment range of  $Vo_1$  and  $Vo_2$  for each model in the series as  $V_a(min)$  and  $V_a(max)$ .

**Vo<sub>1</sub> Adjust Down:** Add a resistor  $(R_1)$ , between pin 13  $(Vo_1 Adj)$  and pin 12  $(Vo_1)^2$ .

**Vo<sub>1</sub> Adjust Up:** To increase the output, add a resistor  $R_2$  between pin 13 ( $Vo_1 Adj$ ) and pin 14 (COM) <sup>2</sup>, <sup>4</sup>.

**Vo<sub>2</sub> Adjust Down:** Add a resistor ( $R_3$ ) between pin 20 ( $Vo_2 Adj$ ) and pin 21 ( $Vo_2$ ) <sup>2</sup>.

**Vo<sub>2</sub> Adjust Up:** Add a resistor  $R_4$  between pin 20  $(Vo_2 Adj)$  and pin 19  $(COM)^{2}$ , 4.

Refer to Figure 3-1 and Table 3-2 for both the placement and value of the required resistor.

### Notes:

- Adjust resistors are not required if Vo<sub>1</sub> and Vo<sub>2</sub> are to remain at their respective nominal set-point voltage. In this case, Vo<sub>1</sub> Adj (pin 13) and Vo<sub>2</sub> Adj (pin 20) are left open-circuit
- 2. Use only a single 1% resistor in either the  $(R_1)$  or  $R_2$  location to adjust  $Vo_1$ , and in the  $(R_3)$  or  $R_4$  location to adjust  $Vo_2$ . Place the resistor as close to the converter as possible.

- 3. Vo<sub>2</sub> must always be at least 0.3 V lower than Vo<sub>1</sub>.
- 4. The over-voltage protection threshold is fixed, and is set nominally 25 % above the set-point output voltage. Adjusting Vo<sub>1</sub> or Vo<sub>2</sub> higher will reduce the voltage margin between the respective steady-state output voltage and its over-voltage (OV) protection threshold. This could make the module sensitive to OV fault detection, as a result of random noise and load transients.

<u>Note</u>: An OV fault is a latched condition that shuts down both outputs of the converter. The fault can only be cleared by cycling one of the Enable control pins  $(EN_1^* / EN_2)$ , or by momentarily removing the input power to the module.

 Never connect capacitors to either the Vo<sub>1</sub> Adj or Vo<sub>2</sub> Adj pins. Any capacitance added to these control pins will affect the stability of the respective regulated output.

The adjust up and adjust down resistor values can also be calculated using the following formulas. Be sure to select the correct formula parameter from Table 3-1 for the output and model being adjusted.

$$\begin{array}{lll} \mbox{($R_1$) or ($R_3$)} & = & \begin{array}{lll} R_o \cdot \frac{(V_a - V_r)}{(V_o - V_a)} & - R_s & k\Omega \end{array}$$

$$R_2 \text{ or } R_4 = \frac{R_0 \cdot \frac{V_r}{V_a - V_0}}{V_a - V_0} - R_s \quad k\Omega$$

Where:  $V_0$  = Original output voltage, ( $V_{01}$  or  $V_{02}$ )


V<sub>a</sub> = Adjusted output voltage

 $V_r$  = The reference voltage from Table 3-1

 $R_o$  = The resistance constant in Table 3-1

 $R_s$  = The series resistance from Table 3-1

Figure 3-1; Placement of Output Adjust Resistors



**Table 3-1; ADJUSTMENT RANGE AND FORMULA PARAMETERS** 

Vo <sub>1</sub> Bus				Vo <sub>2</sub> Bus (2)					
24 V Bus Pt.#	PT4681/7	PT4682/3/5/8	PT4686	PT4681	PT4682	PT4683/7	PT4686	PT4685	
48 V Bus Pt.#	PT4661/7	PT4662/3/5/8	PT4666	PT4661	PT4662	PT4663/7	PT4666	PT4665	PT4668
Adj. Resistor	(R1)/R2	(R1)/R2	(R1)/R2	(R3)/R4	(R3)/R4	(R3)/R4	(R3)/R4	(R3)/R4	(R3)/R4
V <sub>o</sub> (nom)	5.0 V	3.3 V	2.5 V	3.3 V	2.5 V	1.8 V	1.8 V	1.5 V	1.2 V
Va(min)	4.5 V	2.97 V	2.25 V	2.97 V	2.25 V	1.62 V	1.62 V	1.35 V	1.08 V
Va(max)	5.5 V	3.63 V	2.75 V	3.63 V	2.75 V	1.98 V	1.98 V	1.65 V	1.32 V
Vr	2.5 V	1.65 V	1.25	1.65 V	1.25 V	0.9 V	0.9 V	0.75 V	0.6V
R <sub>o</sub> (kΩ)	4.99	4.99	4.99	1.21	1.21	1.21	1.21	1.21	1.21
R <sub>s</sub> (kΩ)	20.0	20.0	20.0	4.99	4.99	4.99	3.32	4.99	3.32

Table 3-2a; ADJUSTMENT RESISTOR VALUES, Vo<sub>1</sub>

24 V Bus Pt.# PT4681/7			PT4682/3/5		PT4686	
48 V Bus Pt.	# PT4661/7	PT4662/3/5/8			PT4666	
Adj. Resistor	(R1)/R2		(R1)/R2		(R1)/R2	
V <sub>o</sub> (nom)	5.0 V		3.3 V		2.5 V	
V <sub>a</sub> (req'd)		V <sub>a</sub> (req'd)		V <sub>a</sub> (req'd)		
5.5	5.0 kΩ	3.6	7.4 kΩ	2.75	$5.0 \mathrm{k}\Omega$	
5.4	11.2 kΩ	3.54	14.3 kΩ	2.7	$11.2 \text{ k}\Omega$	
5.3	21.6 kΩ	3.48	25.7 kΩ	2.65	$21.6\mathrm{k}\Omega$	
5.2	42.4 kΩ	3.42	48.6 kΩ	2.6	$42.4  \mathrm{k}\Omega$	
5.1	105.0 kΩ	3.36	117.0 kΩ	2.55	$105.0\mathrm{k}\Omega$	
5.0		3.3		2.5		
4.9	(99.8) kΩ	3.24	$(112.0 \text{ k}\Omega)$	2.45	$(99.8 \text{ k}\Omega)$	
4.8	(37.4) kΩ	3.18	(43.6 kΩ)	2.4	$(37.4 \mathrm{k}\Omega)$	
4.7	(16.6) kΩ	3.12	(20.8 kΩ)	2.35	$(16.6 \mathrm{k}\Omega)$	
4.6	$(6.2) k\Omega$	3.06	(9.3 kΩ)	2.3	$(6.2 \text{ k}\Omega)$	
4.5	(0.0)	3.0	(2.5 kΩ)	2.25	$(0.0 \mathrm{k}\Omega)$	

 $R_1 = (Blue), R_2 = Black$ 

Table 3-2b; ADJUSTMENT RESISTOR VALUES, Vo<sub>2</sub>

24 V Bus Pt.#	PT4681	PT4682		PT4683/6/7	PT4686	PT4685	
48 V Bus Pt.#	PT4661	PT4662		PT4663/6/7	PT4666	PT4665	PT4668
Adj. Resistor	(R3)/R4	(R3)/R4		(R3)/R4	(R3)/R4	(R3)/R4	(R3)/R4
V <sub>o</sub> (nom)	3.3 V	2.5 V		1.8 V	1.8 V	1.5 V	1.2 V
V <sub>a</sub> (req'd)			V <sub>a</sub> (req'd)				
3.6	1.7 kΩ		1.95	2.3 kΩ	3.9 kΩ		
3.54	3.3 kΩ		1.9	$5.9 \mathrm{k}\Omega$	$7.6  \mathrm{k}\Omega$		
3.48	6.1 kΩ		1.85	16.8 kΩ	18.5 kΩ		
3.42	11.6 kΩ		1.8				
3.36	28.3 kΩ		1.75	$(15.6) \mathrm{k}\Omega$	$(17.3) \mathrm{k}\Omega$		
3.3			1.7	$(4.7)  \mathrm{k}\Omega$	$(6.4) \mathrm{k}\Omega$		
3.24	$(27.1) \mathrm{k}\Omega$		1.65	$(1.1) \mathrm{k}\Omega$	$(2.7) k\Omega$	1.1 kΩ	
3.18	$(10.4) \mathrm{k}\Omega$		1.6			4.1 kΩ	
3.12	$(4.9) \mathrm{k}\Omega$		1.55			13.2 kΩ	
3.06	$(2.1) k\Omega$		1.5				
3.0	$(0.5) \mathrm{k}\Omega$		1.45			$(12.0) \mathrm{k}\Omega$	
2.75		1.1 kΩ	1.4			$(2.9) \mathrm{k}\Omega$	
2.7		2.6 kΩ	1.35			$(0.0)  \mathrm{k}\Omega$	
2.65		5.1 kΩ	1.3				$3.9 \mathrm{k}\Omega$
2.6		10.1 kΩ	1.275				6.4 kΩ
2.55		25.3 kΩ	1.25				11.2 kΩ
2.5			1.225				25.7 kΩ
2.45		$(24.1) \mathrm{k}\Omega$	1.2				
2.4		$(8.9) \mathrm{k}\Omega$	1.175				$(24.5) \mathrm{k}\Omega$
2.35		$(3.9) \mathrm{k}\Omega$	1.15				$(10.0) \mathrm{k}\Omega$
2.3		$(1.4) \mathrm{k}\Omega$	1.125				$(5.2) \mathrm{k}\Omega$
2.25		$(0.0)$ k $\Omega$	1.1				$(2.7) \mathrm{k}\Omega$

 $R_3 = (Blue), R_4 = Black$ 



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated