


## Triple Output Step-Down Switching Regulator

### FEATURES AND BENEFITS

- Three buck converters in a single package
- 4.5 to 23 V input voltage range
- 550 kHz fixed frequency
- Multiphase switching for smaller components and lower EMI
- Independent control of each converter for sequencing and shutdown control
- Power-on-reset flag with adjustable delay
- Internal compensation to minimize components and simplify design
- 4 × 4 mm QFN Package, small PCB footprint

### PACKAGE: 20-contact QFN (suffix ES)



### DESCRIPTION

Designed to provide the power supply requirements of printers, office automation, industrial, and portable equipment, the A4491 provides three high current, high performance, switching regulator outputs in a single package, saving space, cost and component count.


High frequency switching allows selection of inexpensive inductors and small ceramic output capacitors. The turn-on cycles of the regulators are interleaved to minimize stresses on the input capacitors and to reduce EMI. Independent Enable pins simplify power sequencing and shutdown capabilities, and a power-on-reset (POR) circuit with user configurable delay indicates when enabled regulators are in specification.

*Continued on the next page...*

### APPLICATIONS:

- Photo, inkjet, and portable printers
- Set-top boxes
- Tablet computing
- Other consumer electronics applications
- Point-of-sale applications
- Security systems
- Gaming machines
- Other Industrial applications

### Typical Application



**DESCRIPTION (continued)**

The POR flag also indicates when the input voltage drops below specification, giving the system controller advance warning while the switchers continue to operate down to the shutdown level.

Internal diagnostics provide comprehensive protection against overloads, input undervoltages, and overtemperatures.

Output current capability is  $\approx 4.5\text{A}$  total for all 3 outputs, depending on the combinations of  $V_{IN}$  and each  $V_{OUT}$  level.

The A4491 is provided in a 20-contact, 4 mm  $\times$  4 mm, 0.75 mm nominal overall height QFN, with exposed pad for enhanced thermal dissipation. It is lead (Pb) free, with 100% matte tin leadframe plating.

**Selection Guide**

Part Number	Packing	Operating Temperature Range (°C)
A4491EESTR-T	1500 pieces per 7-in. reel	-40 to 85

**Absolute Maximum Ratings (reference to GND)**

Characteristic	Symbol	Notes	Rating	Units
Load Supply Voltage	$V_{BB}$		24	V
LX1, LX2, and LX3 Pins	$V_{LXn}$		-1 to 24	V
PORZ and VDD Pins	$V_{IN}$		-0.3 to 7	V
ENBx Pin Input Current	$I_{ENBx}$	Driven by a current-limited voltage source	1	mA
Operating Ambient Temperature	$T_A$	Range E	-40 to 85	°C
Maximum Junction Temperature	$T_J(\text{max})$		150	°C
Storage Temperature	$T_{stg}$		-55 to 150	°C

**Recommended Operating Conditions**


Characteristic	Symbol	Conditions	Min.	Typ.	Max.	Units
Load Supply Voltage	$V_{BB}$	To operate at $V_{BB} < 6\text{V}$ , connect $V_{DD}$ supply to the $V_{BB}$ supply. See Powering Configurations section.	4.5	-	23	V
LX1, LX2, and LX3 Pins	$V_{LXn}$		-0.7	-	23	V
Operating Ambient Temperature	$T_A$		-40	-	85	°C
Junction Temperature	$T_J$		-40	-	125	°C

**Thermal Characteristics** may require derating at maximum conditions, see application information

Characteristic	Symbol	Test Conditions*	Value	Units
Package Thermal Resistance	$R_{\theta JA}$	On 4-layer PCB based on JEDEC standard	37	°C/W


\*Additional thermal information available on the Allegro website.

Functional Block Diagram



Note: All capacitors ceramic X5R.

## Pinout Diagram



## Terminal List

Number	Name	Function
1	FB1	Feedback REG1
2	VDD	Bias supply
3	GND <sup>1</sup>	Ground
4	FB2	Feedback REG2
5	ENB2	Enable REG2, logic input, active high
6	LX2	Switch node REG2
7	VBB2 <sup>2</sup>	Input supply for REG2
8	CPOR	POR delay adjustment
9	PORZ	Power on reset output, active low
10	VCP	Charge pump reservoir
11	CP2	Charge pump capacitor terminal
12	CP1	Charge pump capacitor terminal
13	PGND <sup>1</sup>	Ground for charge pump circuitry
14	FB3	Feedback REG3
15	ENB3	Enable REG3, logic input, active high
16	LX3	Switch node REG3
17	VBB3 <sup>2</sup>	Input supply for REG3
18	VBB1 <sup>2</sup>	Input supply for REG1
19	LX1	Switch node REG1
20	ENB1	Enable REG1, logic input, active high
–	PAD <sup>3</sup>	Exposed pad for enhanced thermal dissipation

<sup>1</sup>GND and PGND should be connected externally.

<sup>2</sup>The three VBBx pins should be connected together externally.

<sup>3</sup>Thermal pad should be connected to the ground (0 V) plane using thermal vias.

ELECTRICAL CHARACTERISTICS\* at  $T_A = 25^\circ\text{C}$ ,  $V_{BB} = 12\text{ V}$ ,  $V_{DD}$  supplied externally, unless noted otherwise

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Units
<b>General</b>						
VBB Quiescent Current	$I_{BBON}$	ENBx = high, $I_{LOAD} = 0\text{ mA}$ , $V_{BB} = 12\text{ V}$ , current drawn by feedback resistors ignored	–	1	2	mA
	$I_{BBOFF}$	ENBx = 0 V	–	1	–	$\mu\text{A}$
VDD Supply Range	$V_{DD}$		3.3	–	5.5	V
VDD Quiescent Current	$I_{DD}$	ENBx = high	–	–	6	mA
		ENBx = 0 V	–	1	–	$\mu\text{A}$
<b>REG1, REG2, and REG3</b>						
Feedback Input Bias Current	$I_{BIAS}$		–400	–100	100	nA
Feedback Voltage	$V_{FB}$	With respect to 0.8 V target voltage; $V_{BB} = 6\text{ to }23\text{ V}$	–	$\pm 1$	–	%
Fixed Frequency	$f_{SW}$		470	550	630	kHz
Maximum Duty Cycle	$DC_{max}$		90	–	–	%
Minimum Duty Cycle	$DC_{min}$		–	5	–	%
Buck Switch On-Resistance	$R_{DS(on)}$	$T_J = 25^\circ\text{C}$ , $I_{LOAD} = 1.5\text{ A}$ , $V_{BB} = 6.0\text{ V}$	–	450	–	$\text{m}\Omega$
		$T_J = 125^\circ\text{C}$ , $I_{LOAD} = 1.5\text{ A}$ , $V_{BB} = 6.0\text{ V}$	–	700	–	$\text{m}\Omega$
		$T_J = 25^\circ\text{C}$ , $I_{LOAD} = 1.5\text{ A}$ , $V_{BB} = 4.5\text{ V}$	–	560	–	$\text{m}\Omega$
		$T_J = 125^\circ\text{C}$ , $I_{LOAD} = 1.5\text{ A}$ , $V_{BB} = 4.5\text{ V}$	–	870	–	$\text{m}\Omega$
Current Limit Threshold	$I_{LIM}$	Peak current through switch with $D = 0.9$	2.0			A
Soft Start Duration	$t_{ss}$		0.625	1.25	1.875	ms
<b>Logic Inputs and Outputs</b>						
ENBx Input Voltage	$V_{IL}$		–	–	0.8	V
	$V_{IH}$		2.0	–	–	V
ENBx Input Hysteresis	$V_{I(hys)}$		300	500	–	mV
ENBx Input Current	$I_{IL}$	$V_{IH} \leq 5\text{ V}$	–1	–	1	$\mu\text{A}$
PORZ Output (Open Drain)	$V_{PORZL}$	$I_{PORZL} = 1\text{ mA}$ , fault asserted	–	–	0.4	V
PORZ Output Leakage Current	$I_{PORZH}$	$V_{PORZ} = 5\text{ V}$ , fault not asserted	–1	–	1	$\mu\text{A}$
Power-On Reset Duration	$t_{POR}$	$C_{POR} = 470\text{ nF}$	75	115	155	ms
<b>Protection</b>						
VREGx Undervoltage Lockout Startup	$V_{REGUV(su)}$	FB1, FB2, and FB3 rising	–	85	–	$\%V_{FB}$
VREGx Undervoltage Lockout Shutdown	$V_{REGUV(sd)}$	FB1, FB2, and FB3 falling	–	80	–	$\%V_{FB}$
VREGx Undervoltage Lockout Startup Hysteresis	$V_{REGUV(suhys)}$		–	5	–	%
VBB Undervoltage Lockout Startup	$V_{BBUV(su)}$	No external VDD supply, $V_{BB}$ rising	3.7	4.3	4.7	V
	$V_{BBCPUV(su)}$	External VDD supply, $V_{BB}$ rising	3.8	4.2	4.6	V
VBB Undervoltage Lockout Shutdown	$V_{BBUV(sd)}$	No external VDD supply, $V_{BB}$ falling	3.6	4.1	4.7	V
	$V_{BBCPUV(sd)}$	External VDD supply, $V_{BB}$ falling	3.0	3.5	4.3	V
VBB Undervoltage Lockout Shutdown Hysteresis	$V_{BBUV(sd)hys}$	No external VDD supply	–	500	–	mV
	$V_{BBCPUV(sd)hys}$	External VDD supply	–	600	–	mV
VBB Undervoltage Warning Threshold	$V_{BBUV(por)}$	$V_{BB}$ falling (forces PORZ low); switchers continue to operate	–	3.6	–	V
Junction Overtemperature Shutdown	$T_{JTSD}$	Temperature rising	–	165	–	$^\circ\text{C}$
Junction Overtemperature Shutdown Hysteresis	$T_{JTSD(hys)}$	Recovery = $T_{JTSD} - T_{JTSD(hys)}$	–	15	–	$^\circ\text{C}$

\*For input and output current specifications, negative current is defined as coming out of (sourcing) the specified pin.

## Functional Description

### Basic Operation

The A4491 contains three fixed frequency, buck switching converters with peak current-mode control, including slope compensation. Each converter can be independently turned on and off via the enable inputs (EN1, EN2, and EN3), which are active high. When enabled, the corresponding output is brought-up under the control of a soft start routine, which avoids output voltage overshoot and minimizes input inrush current.

The output voltage is typically divided down by an external potential divider, and is compared against an internal reference voltage to produce an error signal, also known as the *current demand signal*. The current signal through the buck switch is converted into a voltage. This signal is then compared against the current demand signal to create the required duty cycle.

At the beginning of each switching cycle, the buck switch is turned on. When the current signal through the switch reaches the level of the current demand signal, the on-time of the switch is terminated. On the next switching cycle, the switch is turned on again and the cycle is repeated.

One shared clock is used to define the switching frequency for each regulator. Each of the three switching cycles (REG1, REG2, and REG3) are phase shifted with respect to one another by 120° in an attempt to minimize the pulsed current drawn from the input filter capacitors. Under certain conditions, for example at low  $V_{BB}$  conditions and relatively high user-set output voltages, switching overlap between channels is inevitable.

Under conditions, such as light loads or high  $V_{BB}$  voltages, that cause duty cycles (DC) of less than the minimum value, the converter enters a pulse-skipping mode to ensure regulation is maintained.

A charge pump regulator is provided to ensure a sufficient gate drive is available for all three power switches across the full input voltage range. This regulator allows operation even at very wide operating duty cycles. On initial power-up, an internal regulator is used to provide the bias supply for on-chip control functions.

Each regulator channel utilizes pulse-by-pulse current limiting in the event of either a short circuit or an overload. If the overload is applied long enough, the IC temperature may rise sufficiently to cause the thermal shutdown circuit to operate. The part will

auto-restart under control of the soft start circuit after the thermal disable condition is removed, and assuming all other conditions are met. See the Shutdown section for more information.

### Power Configuration

The A4491 supports alternative schemes for providing logic supply voltage on the VDD pin. In addition, the IC can be powered up and down using either the VBB or ENB pins.

**Powering VDD** To minimize power dissipation, especially at high input voltages, it is recommended that an external supply be applied to the VDD input pin. Typically, this voltage is derived from one of the three regulated outputs that are set-up for between 3.3 and 5 V ( $V_{REGx}$ ).

Another advantage of powering the VDD externally is that the VBB undervoltage lockout level is lowered. To maximize the run time of the switchers during a VBB power-down condition, two alternative undervoltage shutdown conditions are supported, depending on which VDD-powering configuration has been implemented. When no external VDD is applied, the minimum  $V_{BB}$ ,  $V_{BBUV(sd)}$ , is 4.1 V typical. When an external VDD is applied, the minimum  $V_{BB}$ ,  $V_{BBCPUV(sd)}$ , is 3.5 V typical.

One note of caution when deriving VDD from a VREG output: during initial application of  $V_{BB}$ , the internal bias supply automatically starts from the internal regulator because VREG has not yet reached regulation. This means the startup threshold is determined by  $V_{BBUV(su)}$  (4.3 V typical) because there is no external VDD. When VREG has begun to supply VDD externally, the shutdown threshold reduces to  $V_{BBCPUV(sd)}$  (3.5 V typical). This assumes that  $V_{REG}$  is present.

**Powering Up and Down with VBB** Referring to figure 1, each of the enable inputs (ENBx) are held high by being tied to the  $V_{BB}$  rail via a 100 k $\Omega$  resistor and the VDD is supplied from one of the regulator outputs. When the  $V_{BB}$  voltage reaches the minimum threshold,  $V_{BBUV(su)}$ , the charge pump supply (VCP) ramps up. When  $V_{BB} + V_{CP}$  has reached the minimum threshold  $V_{BBCPUV(su)}$ , the soft start routines are initiated ( $t_{SS}$ ) for all three regulator channels (VREGx). When all three regulators have reached the 85% FBx threshold, the power-on-reset timer is initiated. After the power-on-reset period,  $t_{POR}$ , has elapsed, PORZ goes high, indicating that all the regulators and  $V_{BB}$  are in specification.




Figure 1. Timing diagram for powering up and down using the VBB pin




Figure 2. Timing diagram for powering up and down using the ENB pin

When the  $V_{BB}$  voltage starts to fall below the undervoltage warning level,  $V_{BBUV(por)}$ , of 3.6 V typical, the PORZ flag resets. This gives advance warning to the system controller that the  $V_{BB}$  voltage is falling. Note that this feature is only guaranteed when VDD is supplied externally. During this interval, the three switchers continue to operate.

While  $V_{BB}$  falls further, the VCP supply also tends to fall, which degrades the drive voltage to the series switches. In addition, the higher voltage rails start to fall out of regulation first, as the corresponding maximum duty cycle ( $D_{max}$ ) for these particular converters is reached.

The regulators that have the lower output voltages achieve some level of steady state, before the A4491 powers down when all of the corresponding  $V_{BB}$  undervoltage thresholds have been reached. For example, it may be possible for a 1 V output to continue to operate down to a  $V_{BB}$  of 3.4 V typical, if the VDD supply is derived externally. The extent of this effect depends on a myriad of factors, including input and output filter capacitance, output loads, gate drive amplitude, MOSFET  $R_{DS(on)}$ , and so forth.

**Powering Up and Down with Enable** Referring to figure 2,  $V_{BB}$  is present and the UVLO start-up thresholds,  $V_{BBUV(su)}$  and  $V_{BBCP(su)}$  have been reached. Each of the regulators are enabled in turn. Initially, VREG1 is enabled and is brought-up under the control of the soft start circuit ( $t_{SS}$ ). Before VREG1 reaches 85% FB1, VREG2 is enabled and is brought-up under a separate soft start control.

When both regulators have reached their respective 85% FB thresholds, the power-on-reset (POR) timer is initiated. Note that the POR timer is only enabled after all of the enabled regulators reach their corresponding 85% FB levels. After the power-on-reset time,  $t_{POR}$ , has elapsed, if the FB levels of VREG1 and VREG2 are not below their respective 80% FB levels, then the PORZ signal will go high.

At some point later, if VREG3 is enabled, then the PORZ is reset and VREG3 is brought-up under the control of the soft start circuit. When the 85% FB3 threshold is reached, the POR timer is initiated. After  $t_{POR}$  has elapsed, if all the FB levels are above their respective 80% FB levels, then the PORZ signal will go high.

Note that if any regulator channel is not enabled, the channel will not influence PORZ. To avoid multiple signal changes of the

PORZ signal, it is recommended that the system be designed such that all three regulator channels are within specification before  $t_{POR}$  has elapsed.

If any regulator channel drops below 80% FB, the PORZ signal will be reset. If the voltage then recovers to within 85% FB, the POR timer is initiated again. Note that a soft start is not initiated when the feedback voltage drops below the 80% FB level. This is to allow a rapid auto-restart in the event of an overload or similar fault. If a soft start is required, it is recommended that on receipt of the PORZ reset signal, the system controller disables and then re-enables the relevant regulator channels again. As soon as the last regulator is disabled the PORZ signal is reset.

**Power on Reset** The power-on-reset duration,  $t_{POR}$ , is determined by selecting an appropriate capacitor connected to the CPOR pin. The value of  $t_{POR}$  can be determined by the following formula:

$$t_{POR} = 2.131 \times 10^5 \times C_{POR} \quad (1)$$

The PORZ output goes high when both  $V_{BB}$  is above the undervoltage warning levels, and the FB pins of the regulators that are enabled are  $> 85\%$  of the  $V_{REG}$  voltage.

Because the external capacitor is charged via a 5  $\mu$ A current source, care must be taken in the layout to avoid additional leakage paths. The capacitor should be positioned adjacent to the CPOR pin, and the ground connection to the A4491 GND pin should be as short as possible.

It is recommended that the  $t_{POR}$  period be set to exceed the start-up phases of all three regulators, to avoid the possibility of multiple triggerings of the PORZ output.

**Output Voltage Selection** The output voltage on each of the three regulators is set by the following relationship, shown here for the VREG1 channel:

$$R_1 = R_2 \left( \frac{V_{REG1}}{V_{FB}} - 1 \right) \quad (2)$$

where  $R_2$  (connected between GND and the FB1 pin) should be a value between 4.7 and 12 k $\Omega$ .  $R_1$  is connected between the output rail and the FB1 pin.  $V_{REG1}$  is the set output regulator voltage.  $V_{FB}$  is the reference voltage.

The tolerances of the feedback resistors influence the voltage set-point. It is therefore important to consider the tolerance selection when targeting an overall regulation figure.



The bias current,  $I_{BIAS}$ , flowing out of the FB1 node into R2, will introduce a small voltage offset to the output.

**Enable** Each regulator channel can be individually enabled via the corresponding ENBx pin. If any channel is required to start-up automatically after the VBB voltage is applied, that particular channel should have the ENB pin tied to the VBB rail via a pullup resistor.

This resistor should be selected to limit the current to less than the maximum specified value, 1 mA. This prevents the internal protection clamps from turning on. It is recommended that a 100 k $\Omega$  pull-up resistor be used. This would ensure the current remains below the maximum value when  $V_{BB} = 24$  V.

**Soft Start** Each regulator channel contains a soft start circuit. A soft start cycle is initiated when the appropriate regulator enable input is set to high; the  $V_{BB}$ , charge pump, and bias supply voltages are above the minimum values; and no thermal shutdown condition exists. Note that an overload or short circuit will not cause a soft start cycle, unless a thermal shutdown event occurs.

During a soft start cycle, the reference voltage is ramped from 0 to 0.8 V typical, which in turn forces the current demand signal to increase in a linear fashion.

**Shutdown** All converter channels are disabled in the event of either a thermal shutdown event or an undervoltage on VBB ( $V_{BBUV(sd)}$  or  $V_{BBCPUV(sd)}$ ).

As soon as the above fault conditions have been removed, and assuming the ENB inputs are enabled, the appropriate channels will auto-restart under control of the soft start.

**Current Limit** The typical peak current limit for each channel is specified as 2.5 A minimum, with a duty cycle of 0.9. The minimum current limit occurs at maximum duty cycle (0.9), because the slope compensation has a maximum effect under this condition. As the duty cycle reduces, the current limit increases. This means for applications that operate with a narrow duty cycle, it is possible to operate with a load current greater than 2.0 A.

Figure 3 illustrates the typical peak current limit versus duty cycle. For example, it is possible to operate with a peak current limit of 3.75 A with a duty cycle of 0.3.

As well as ensuring the peak current limit is not exceeded, under worst case load and input voltage conditions, it is also important

to check the implications on the thermal performance. See the Thermal Considerations section.

### Component Selection

**Inductor** The inductance value, L, determines the ripple current. It is important to ensure that the minimum current limit is not exceeded under worst-case conditions:  $V_{BB(min)}$ ,  $I_{LOAD(max)}$ ,  $f_{SW(min)}$ , and L(min).

It is recommended that gapped ferrite solutions be used as opposed to powdered iron solutions, the latter of which exhibit relatively high core losses that can have a large impact on long term reliability.

Inductors are typically specified at two current levels, rms current and saturation current. With regard to the rms current, it is important to understand how the rms current level is specified, in terms of ambient temperature. Some manufacturers quote an ambient only, whilst others quote a temperature that includes a self-induced temperature rise. For example, if an inductor is rated for 85°C and includes a self-induced temperature rise of 25°C at maximum load, then the inductor cannot be safely operated beyond an ambient temperature of 60°C at full load. The rms current can be assumed to be simply the maximum load current, with perhaps some margin to allow for overloads, and so forth.

The first stage of determining the inductor value is to specify a peak-to-peak ripple current of typically about 20% to 25% of the maximum load.




Figure 3. Current limit versus duty cycle

The maximum peak-to-peak ripple current,  $I_{\text{RIPPLE}}$ , occurs at the maximum input voltage. Therefore the duty cycle,  $D$ , should be found under these conditions (for the VREG1 channel):

$$D(\text{min}) = \frac{V_{\text{REG1}} + V_f}{V_{\text{BB(max)}} + V_f} \quad (3)$$

where  $V_f$  is the forward voltage drop of the recirculation diode.

The required inductance can be found:

$$L(\text{min}) = \frac{V_{\text{BB(max)}} - V_{\text{REG1}}}{I_{\text{RIPPLE}}} \times D(\text{min}) \times \frac{1}{f_{\text{SW(min)}}} \quad (4)$$

Note that the manufacturer's inductance tolerance should also be taken into account. This value may be as high as  $\pm 20\%$ . The peak-to-peak current should not exceed 1 A, to avoid instability in the innermost circuit loops due to insufficient slope compensation.

The maximum peak current can be found from to ensure that the saturation current level of the chosen inductor is not exceeded:

$$I_{\text{sat}} = I_{\text{LOAD}} + \frac{I_{\text{RIPPLE}}}{2} \quad (5)$$

Recommended inductor manufacturers and ranges are:

- Taiyo Yuden: NR6045 series for 1.5 A outputs
- Taiyo Yuden: NRG4026 series for 1.0 A outputs
- Sumida: CDH74 series for 1.5 A outputs

**Output Capacitor** In the interests of size, cost and performance, it is highly recommended that ceramic X5R or X7R capacitor types be used. When using ceramic capacitors another important consideration is the E-field effects on the actual value of the capacitor. To minimize the effects of the capacitance reducing with output voltage, it is recommended that the working voltage of the capacitor be considerably more than the set output voltage. As a suggestion, it is recommended that 6.3 V-rated capacitors should be used for output voltages of 3.3 V and below. For output voltages of 5 V, a 10 V-rated capacitor should be used.

The output capacitor determines the output voltage ripple and is used to close the control loop. To guarantee stability, the capacitance has to increase as the output voltage is reduced. This is actually reasonable from a ripple voltage point of view, as the ripple voltage is typically specified as a percentage of output voltage.

The following table outlines what the minimum output capacitance should be for a given output voltage:

Output Voltage (V)	Minimum Output Capacitance ( $\mu\text{F}$ )
5	10
3.3	20
1.8 to 2.5	30
<1.8	40

Capacitance values with greater than the above values can be used with the effect of reducing the bandwidth. This may be necessary in systems that have extremely low ripple/noise requirements.

The output ripple is largely determined by the output capacitance and the effects of ESR and ESL can largely be ignored assuming good layout practice is observed.

The output voltage ripple can be approximated to:

$$V_{\text{RIPPLE}} \approx \frac{I_{\text{RIPPLE}}}{8 \times f_{\text{SW}} \times C_{\text{OUT}}} \quad (6)$$

When using ceramic capacitors, there is generally no need to consider the current carrying capability due to the negligible heating effects of the ESR. Also, the rms current flowing into the output capacitor is extremely low.

**Input Capacitor** Again it is highly recommended that ceramic, X5R or X7R capacitors be used.

The value of the input capacitance determines the amount of current ripple (EMI) that appears at the source ( $V_{\text{BB}}$  supply) terminals. The amounts of current flowing in and out of the input capacitor depend on the relative impedances between the input capacitor impedance and the source impedance. To achieve a low impedance filter solution it is recommended to place at least two capacitors in parallel.

Again, there is generally no need to consider the heating effects of the rms current flowing through the ESR. Also, the phase-shifting of the input current drawn by each of the regulators helps to reduce the overall rms current.

**Flyback Diode** This diode conducts during the switch off-time. A Schottky diode is recommended to minimize both the forward drop and switching losses.

The worst case dissipation occurs at maximum  $V_{BB}$ , when the duty cycle,  $D$ , is a minimum. The average current through the diode can be found:

$$I_{DIODE(av)} = I_{LOAD} \times (1 - D(\min)) \quad (7)$$

The forward voltage drop,  $V_f$ , can be found from the diode characteristics by using the actual load current (not the average current).

The static power dissipation can be found:

$$P_{STAT} = I_{LOAD(av)} \times V_f \quad (8)$$

It is also important to take into account the thermal rating of the package,  $R_{\theta JA}$ , and the ambient temperature, to ensure that enough heatsinking is provided to maintain the diode junction temperature within the safe operating area for the device.

To minimize the heating effects from the A4491 on the diode and vice-versa, it is recommended that the diode be mounted on the reverse side of the printed circuit board.

**Support Components** POR capacitor (C11), charge pump capacitor (C1), reservoir capacitor (C2) and VDD filter capacitor (C12) should be ceramic X5R or X7R.

### Thermal Considerations

To ensure the A4491 operates in the safe operating area, which effectively means restricting the junction temperature to less than 150°C, several checks should be made. The general approach is to work out what thermal impedance ( $R_{\theta JA}$ ) is required to maintain the junction temperature at a given level, for a particular power dissipation.

Another factor worth considering is that other power dissipating components on the system PCB may influence the thermal performance of the A4491. For example, the power loss contribution from the recirculation diode and the sense resistor may cause the junction temperature of the A4491 to be higher than expected.

The following steps can be used as a guideline for determining a suitable thermal solution. It should be noted that this process is usually an iterative one to achieve the optimum solution. These factors can be considered as follows:

Step 1. Estimate the maximum ambient temperature,  $T_A(\max)$ , of the application.

Step 2. Define the maximum junction temperature,  $T_J(\max)$ . Note that the absolute maximum is 150°C.

Step 3. Determine the worst case power dissipation,  $P_D(\max)$ .

The evaluation should consider these at maximum load and minimum  $V_{BB}$ . Contributors are switch static and dynamic losses, and control losses. These are described in the following sections

**Switch Static Losses** The following steps can be used to determine switch static losses:

Estimate the maximum duty cycle:

$$D(\max) = \frac{V_{REG} + V_f}{V_{BB}(\min) + V_f} \quad (9)$$

where  $V_f$  is the forward voltage drop of the Schottky diode under the given load current.

Estimate the  $R_{DS(on)}$  of the each regulator switch at the given junction temperature:

$$R_{DS(on)TJ} = R_{DS(on)25C} \left( 1 + \frac{T_J - 25}{200} \right) \quad (10)$$

Note that if the  $V_{BB}$  range is restricted to between 4.5 and 5.5 V, the  $R_{DS(on)}$  increases. For example, the  $R_{DS(on)}$  at 25°C with a  $V_{BB}$  greater than 6 V is 450 mΩ typical, as stated in the Electrical Characteristics table. Under the same temperature conditions, with the  $V_{BB} = 4.5$  V, the  $R_{DS(on)}$  is 560 mΩ typical. For  $V_{BB}$  voltages between 4.5 and 6 V, the  $R_{DS(on)}$  can be found by linear approximation. For more information on operating the A4491 between a  $V_{BB}$  voltage of 4.5 and 5.5 V, see the Power Configurations section.

The static loss for each switch can be determined:

$$P_{STAT} = I_{LOAD}^2 \times D(\max) \times R_{DS(on)TJ} \quad (11)$$

where  $I_{LOAD}$  is the load for that particular regulator channel.

**Switch Dynamic Losses** The following can be used to determine switch dynamic losses:

Both turn on and turn off losses can be estimated:

$$P_{\text{DYN}} = V_{\text{BB}}(\text{min}) \times \frac{I_{\text{LOAD}}}{2} \times 30 \times 10^{-9} \times f_{\text{SW}} \quad , \quad (12)$$

where  $f_{\text{SW}}$  is the switching frequency.

**Control Losses** The following steps can be used to determine control losses:

$$P_{\text{VBB}} = I_{\text{BBON}} \times V_{\text{BB}} \quad , \quad (13)$$

where  $I_{\text{BBON}}$  is the quiescent current assuming all three regulators are on.

$$P_{\text{VDD}} = I_{\text{VDD}} \times V_{\text{DD}} \quad , \quad (14)$$

where  $I_{\text{VDD}}$  and is the quiescent current on VDD.

**Total Losses** The total losses can now be estimated:

$$\begin{aligned} P_{\text{TOTAL}} = & P_{\text{STAT1}} + P_{\text{STAT2}} + P_{\text{STAT3}} \\ & + P_{\text{DYN1}} + P_{\text{DYN2}} + P_{\text{DYN3}} \\ & + P_{\text{VBB}} + P_{\text{VDD}} \quad . \quad (15) \end{aligned}$$

**Thermal Impedance** The thermal impedance required for the solution can now be determined:

$$R_{\theta\text{JA}} = \frac{T_{\text{J}} - T_{\text{A}}}{P_{\text{TOTAL}}} \quad . \quad (16)$$

### Example

Selected parameters:

$$V_{\text{BB}}(\text{min}) = 6 \text{ V}$$

$$V_{\text{REG1}} = 5 \text{ V at } 1 \text{ A}$$

$$V_{\text{REG2}} = 3.3 \text{ V at } 1 \text{ A}$$

$$V_{\text{REG3}} = 1.8 \text{ V at } 800 \text{ mA}$$

$$T_{\text{A}} = 70^\circ\text{C}$$

$$T_{\text{J}} = 115^\circ\text{C}$$

$$V_{\text{f}} = 0.4 \text{ V}$$

(a) Switch static losses

$$V_{\text{REG1}} \text{ duty cycle, } D_1 = \frac{5+0.4}{6+0.4} = 0.84$$

$$V_{\text{REG2}} \text{ duty cycle, } D_2 = \frac{3.3+0.4}{6+0.4} = 0.58$$

$$V_{\text{REG3}} \text{ duty cycle, } D_3 = \frac{1.8+0.4}{6+0.4} = 0.34$$

The  $R_{\text{DS(on)}}$  of each switch can be found:

$$R_{\text{DS(on)TJ}} = 450 \times 10^{-3} \left( 1 + \frac{115 - 25}{200} \right) = 0.653 \Omega$$

The static loss of each switch can be found:

$$P_{\text{STAT1}} = I^2 \times 0.84 \times 0.653 = 0.55 \text{ W}$$

$$P_{\text{STAT2}} = I^2 \times 0.58 \times 0.653 = 0.379 \text{ W}$$

$$P_{\text{STAT3}} = 0.8^2 \times 0.34 \times 0.653 = 0.14 \text{ W}$$

(b) Switch dynamic losses

$$P_{\text{DYN1}} = 6 \times \frac{1}{2} \times 30 \times 10^{-9} \times 500 \times 10^3 = 0.045 \text{ W}$$

$$P_{\text{DYN2}} = 6 \times \frac{1}{2} \times 30 \times 10^{-9} \times 500 \times 10^3 = 0.045 \text{ W}$$

$$P_{\text{DYN3}} = 6 \times \frac{0.8}{2} \times 30 \times 10^{-9} \times 500 \times 10^3 = 0.036 \text{ W}$$

(c) Control losses

$$P_{\text{VBB}} = 0.005 \times 6 = 0.03 \text{ W}$$

$$P_{\text{VDD}} = 0.001 \times 3.3 = 0.003 \text{ W}$$

(d) The total power dissipation can now be found:

$$\begin{aligned} P_{\text{TOTAL}} = & 0.55 + 0.379 + 0.14 + 0.045 \\ & + 0.045 + 0.036 + 0.03 + 0.003 = 1.228 \text{ W} \end{aligned}$$

(e) The thermal impedance required for the solution can be found:

$$R_{\theta\text{JA}} = \frac{115 - 70}{1.228} = 36.6 \text{ }^\circ\text{C/W}$$

For this particular solution a high thermal efficiency board is required to ensure the junction temperature is kept below  $115^\circ\text{C}$ . For maximum effectiveness, the PCB pad area underneath the thermal pad of the A4491 should be exposed copper. Several thermal vias (say between 4 and 8) should be used to connect the thermal pad to the internal ground plane. If possible, an additional thermal copper plane should be applied to the bottom side of the PCB and connected to the thermal pad of the A4491 through the vias.

This calculation assumes no thermal influence from other components. If possible, it is advisable to mount the flyback diodes on the reverse side of the printed circuit board. Ensure low impedance electrical connections are implemented between board layers.

**PCB Layout Guidelines** The ground plane is largely dictated by the thermal requirements described in the previous section. The ground referenced power components should be referenced to a star ground, located away from the A4491 to minimize ground bounce issues.

A small, local, relatively quiet ground plane near the A4491 should be used for the ground referenced support components, to mini-

mize interference effects of ground noise from the power circuitry. Figure 4 illustrates the recommended grounding architecture.

To avoid ground bounce and offset issues, it is highly recommended that the ground referenced feedback resistors (R2, R4, and R6) should be connected as close to the GND connection of the A4491 as possible.

A local quiet ground plane around these components can be implemented, however, this ground plane should have a high impedance connection to the star connection of the power stages.

If a ground plane is used, it is recommended that it does not overlap the switching nodes (LX1, LX2, and LX3) to avoid the possibility of noise pick-up. To minimize the possibility of noise injection issues, it is recommended to isolate the ground plane around high impedance nodes such as: FBx, ENBx and CPOR.

In terms of grounding the power components, a star connection should be made to minimize the ground loop impedances. Note that although a ground plane may be required to meet the thermal characteristics of the solution it is still imperative to implement a ground star connection for the power components. The ground for the charge pump (PGND) should be connected to the thermal vias.

Figures 5 and 6 below illustrates the importance of keeping the ground connections as short as possible and forming good star connections.

Figure 5 also illustrates the current conduction paths during the on-cycle of the switching FET. The following points should be noted:

- The capacitor  $C_{IN}$  should be placed as close as possible to the




Figure 4. Ground plane configurations




Figure 5. FET on-cycle current conduction paths




Figure 6. FET off-cycle current conduction paths

VBB terminals. The capacitance should be split between the VBB terminals for  $V_{REG1}$  and  $V_{REG3}$  and the VBB terminal for  $V_{REG2}$ . The VBB terminals for  $V_{REG1}$  and  $V_{REG2}$  should be connected via short and wide traces to the VBB terminal for  $V_{REG3}$ .

- Each inductor should be connected as close as possible to the respective switching FET (LX1, LX2, and LX3) and output capacitors.


Figure 6 shows the current conduction path during the off-cycle of the switching FET. The following points should be noted:

- The diode D should be placed as close as possible to both the

switching FET and the inductor.

- Support components: POR capacitor (C11), charge pump capacitor (C1), reservoir capacitor (C2), and VDD filter capacitor (C12) should be located as close as possible to their respective terminal connections. The ground referenced capacitors should be connected as close to the GND terminal as possible.





**Powering Configurations** The following three diagrams show typical configurations for providing power to the application. The middle diagram corresponds to the typical application shown on the front page.



## Package ES, 20-Pin QFN

### For Reference Only – Not for Tooling Use

(Reference Allegro DWG-000222 Rev. 4 or JEDEC MO-220WGGD)  
 Dimensions in millimeters – NOT TO SCALE  
 Exact case and lead configuration at supplier discretion within limits shown



### Standard Branding Reference View

Lines 1, 2, 3 = 6 characters

Line 1: Part Number

Line 2: 4 digit Date Code

Line 3: Characters 5, 6, 7, 8 of  
 Assembly Lot Number

Pin 1 Dot top left  
 Center align

- Terminal #1 mark area
- Exposed thermal pad (reference only, terminal #1 identifier appearance at supplier discretion)
- Reference land pattern layout (reference IPC7351 QFN50P400X400X80-21BM); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)
- Coplanarity includes exposed thermal pad and terminals
- Branding scale and appearance at supplier discretion.

**Revision History**

Number	Date	Description
1	June 26, 2012	Update I <sub>DD</sub> and undervoltage lockout
2	February 7, 2020	Minor editorial updates
3	February 3, 2022	Updated package drawing (page 15)

Copyright 2022, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

[www.allegromicro.com](http://www.allegromicro.com)