1 General description

The VR5500 is an automotive high-voltage multi-output power supply integrated circuit, with focus on Radio, V2X, and Infotainment applications. It includes multiple switch mode and linear voltage regulators. It offers external frequency synchronization input and output, for optimized system EMC performance and it is qualified in compliance with AEC-Q100 rev H (Grade1, MSL3).

Several device versions are available, offering choice in number of output rails, output voltage setting, operating frequency, and power up sequencing, to address multiple applications.

2 Features and benefits

- **•** 60 V DC maximum input voltage for 12 V and 24 V applications
- **•** VPRE synchronous buck controller with external MOSFETs. Configurable output voltage, switching frequency, and current capability up to 10 A peak.
- **•** Low voltage integrated synchronous BUCK1 converter, dedicated to MCU core supply with SVS capability. Configurable output voltage and current capability up to 3.6 A peak.
- **•** Low voltage integrated synchronous BUCK2 converter. Configurable output voltage and current capability up to 3.6 A peak. Multi-phase capability with BUCK1 to extend the current capability up to 7.2 A peak on a single rail. Static voltage scaling capability.
- **•** Low voltage integrated synchronous BUCK3 converter. Configurable output voltage and current capability up to 3.6 A peak.
- **•** BOOST converter with integrated low-side switch. Configurable output voltage and max input current up to 1.5 A peak.
- **•** EMC optimization techniques including SMPS frequency synchronization, spread spectrum, slew rate control, manual frequency tuning
- **•** Two linear voltage regulators for MCU IOs and ADC supply, external physical layer. Configurable output voltage and current capability up to 400 mA DC.
- **•** OFF mode with very low sleep current (10 μA typ)
- **•** Two input pins for wake-up detection and battery voltage sensing
- **•** Device control via I2C interface with CRC
- **•** Power synchronization pin to operate two VR5500 devices or VR5500 plus an external PMIC
- **•** Three voltage monitoring circuits, dedicated interface for MCU monitoring, power good, reset, and interrupt outputs
- **•** Configuration by OTP programming. Prototype enablement to support custom setting during project development in engineering mode.

3 Simplified application diagram

4 Ordering information

Table 1. Ordering information

[1] To order parts in tape and reel, add the R2 suffix to the part number.
[2] V0: Non-programmed part

[2] V0: Non-programmed part
[3] V1: Radio mercury referen V1: Radio mercury reference design

> V0 part is a non-programmed OTP configuration. Pre-programmed OTP configurations (other than BUCK regulators) are managed through suffix V1 to XZ.

5 Applications

- **•** Radio
- **•** V2x
- **•** Infotainment

6 Block diagram

7 Pinning information

7.1 Pinning

7.2 Pin description

See **[Section 8](#page-5-0)** for connection of unused pins.

Table 2. Pin description

8 Connection of unused pins

9 Maximum ratings

Table 4. Maximum ratings

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

10 Electrostatic discharge

10.1 Human body model (JESD22/A114)

The device is protected up to ± 2 kV, according to the human body model standard with 100 pF and 1.5 kΩ. This protection is ensured at all pins.

10.2 Charged device model

The device is protected up to ±500 V, according to the AEC-Q100 - 011 charged device model standard. This protection is ensured at all pins.

10.3 Discharged contact test

The device is protected up to ± 8 kV, according to the following discharged contact tests.

Discharged contact test (IEC61000-4-2) at 150 pF and 330 Ω Discharged contact test (ISO10605.2008) at 150 pF and 2 kΩ Discharged contact test (ISO10605.2008) at 330 pF and 2 kΩ

This protection is ensured at VSUP1, VSUP2, WAKE1, WAKE2 pins.

11 Operating range

- Below VSUP_UVH threshold, the extended operation range depends on VPRE output voltage configuration and external components.
	- **–** When VPRE is configured at 5.0 V, VPRE may not remain in its regulation range
	- **–** VSUP minimum voltage depends on external components (L_{PI_DCR}) and application conditions (I_{PRE} , F_{PRE} sw)
- **•** The VR5500 maximum continuous operating voltage is 36 V when VPRE is switching at 455 kHz. It has been validated at 48 V for limited duration of 15 minutes at room temperature to satisfy the jump-start requirement of 24 V applications. It can sustain 58 V load dump without external protection.
- **•** When VPRE is switching at 2.2 MHz, the VR5500 maximum continuous operating voltage is 18 V. It is validated at 26 V for limited duration of 2 minutes at room temperature to satisfy the jump-start requirement of 12 V applications and 35 V load dump.

12 Thermal ratings

[1] per JEDEC JESD51-2 and JESD51-8

13 Characteristics

Table 6. Electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

14 Functional description

The VR5500 device has two independent logic blocks. The main state machine manages the power management, the Standby mode and the wake-up sources. The fail-safe state machine manages the voltage monitoring of the power management.

14.1 Simplified functional state diagram

14.2 Main state machine

The VR5500 start when VSUP > $V_{SIIP-UVH}$ and WAKE1 or WAKE2 > WAKE12_{VIH} with VBOS first, followed by VPRE, VBOOST, and the power-up sequencing from the OTP programming for the remaining regulators if PSYNC pin is pulled up to VBOS. If during the power-up sequence VSUP < $V_{SIIP-UVI}$, the device goes back to Standby mode. When the power-up is finished, the main state machine is in Normal M mode which is the application running mode with all the regulators ON and $V_{SI|P=UV}$ has no effect even if VSUP < $V_{SIIP-UVI}$. See [Figure 4](#page-8-1) for the minimum operating voltage.

The power-up sequence can be synchronized with another PMIC using the PSYNC pin in order to stop before or after VPRE is ON and wait for the PMIC feedback on PSYNC pin before allowing VR5500 to continue its power-up sequence. If the power-up sequence from VPRE ON to NORMAL_M is not completed within 1 second, the device goes back to Standby mode. VPRE restarts when VSUP > $V_{SUP-UVH}$ and WAKE1 or WAKE2 > $WAKE12$ _{VIH}.

The device goes to Standby mode by a I2C command from the MCU. The device goes to Standby mode when both WAKE1 and WAKE $2 = 0$. The device goes to Standby mode following the power down sequence to stop all the regulators in the reverse order of the power-up sequence. VPRE shutdown can be delayed from 250 μs to 32 ms by OTP_VPRE_off_dly bit in case VPRE is supplying an external PMIC to wait its power down sequence completion.

In case of loss of VPRE (VPRE < V_{PRE_UVL}) or loss of VBOS (VBOS < V_{BOS_UVL}), the device stops and goes directly to Standby mode without power down sequence. VPRE restarts when VSUP > $V_{SIIP-UVH}$ and WAKE1 or WAKE2 > WAKE12 $_{VIH}$.

In case of VPRE_FB_OV detection, or TSD detection on a regulator depending on OTP conf tsd[5:0] bits configuration, or deep fail-safe request from the fail-safe state machine when DFS = 1, the device stops and goes directly to DEEP-FS mode without power down sequence.

Exit of DEEP-FS mode is only possible by WAKE1 = 0 or after 4 s if the autoretry feature is activated by OTP_Autorety_en bit. The number of autroretry can be limited to 15 or infinite depending on OTP_Autoretry_infinite bit. VPRE restarts when VSUP > $V_{\text{SUP UVH}}$ and WAKE1 > WAKE12 $_{VIH}$.

14.3 Fail-safe state machine

The fail-safe state machine starts when VBOS > $V_{BOS-POR}$. RSTB and PGOOD pins are released and the initialization of the device is opened.

When RSTB and PGOOD pins are released, the device is ready for application running mode with all the selected monitoring activated. From now on, the VR5500 reacts by asserting the pins (PGOOD, RSTB) according to its configuration when a fault is detected.

14.4 Power sequencing

VPRE is the first regulator to start automatically, followed by the BOOST, before the SLOT 0. The other regulators are starting from the OTP power sequencing configuration. Seven slots are available to program the start-up sequence of BUCK1, BUCK 2, BUCK 3, LDO1, and LDO2 regulators. The delay between each slot is configurable to 250 µs or 1 ms by OTP using OTP_Tslot bit to accommodate the different ramp up speed of BUCK1, BUCK2, and BUCK3.

The power-up sequence starts at SLOT_0 and ends at SLOT_7 while the power down sequence is executed in reverse order. All the SLOTs are executed even if there is no regulator assigned to a SLOT. The regulators assigned to SLOT_7 are not started during the power-up sequence. They can be started (or not) later in Normal_M mode with a I2C command to write in M_REG_CTRL1 register, if enabled by OTP.

Each regulator is assigned to a SLOT by OTP configuration using OTP_VB1S[2:0] for BUCK1, OTP_VB2S[2:0] for BUCK2, OTP_VB3S[2:0] for BUCK3, OTP_LDO1S[2:0] for LDO1 and OTP_LDO2S[2:0] for LDO2.

The different soft start duration of the BUCKs and the LDOs should be considered in the SLOT assignment to achieve the correct sequence.

High voltage PMIC with multiple SMPS and LDO

The VR5500_OTP_Mapping file used to generate the OTP configuration of the device draws the power-up sequence of an OTP configuration in the OTP_conf_summary sheet.

14.5 Debug mode

The VR5500 enters in Debug mode with the sequence described in [Figure 8:](#page-14-0)

- 1. DBG pin = V_{DBG} and VSUP > V_{SUP} UVH
- 2. WAKE1 or WAKE2 > WAKE12 $_{VIH}$

V_{DBG} and VSUP can come up at the same time as long as WAKE1 or WAKE2 comes up the last.

Figure 8. Debug mode entry

When the DBG pin is asserted low after T_{DBG} without I2C command access, the device starts with the internal OTP configuration.

If V_{DRG} voltage is maintained at DBG pin, a new OTP configuration can be emulated or programmed by I2C communication using NXP FlexGUI interface and NXP socket EVB. When the OTP process is completed, the device starts with the new OTP configuration when DBG pin is asserted low. The OTP emulation/programming is possible for during engineering development only. The OTP programming in production is done by NXP only.

In OTP Debug mode (DBG = 5.0 V), the I2C address is fixed to 0x20 for the main digital access and 0x21 for the fail-safe digital access.

Refer to AN12589 for more details on Debug mode entry implementation.

Table 7. Electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

15 Register mapping

16 Main register mapping

16.1 Main writing registers overview

16.3 M_FLAG register

Table 11. M_FLAG register bit description

High voltage PMIC with multiple SMPS and LDO

16.4 M_MODE register

Table 13. M_MODE register bit description

High voltage PMIC with multiple SMPS and LDO

16.5 M_REG_CTRL1 register

Table 15. M_REG_CTRL1 register bit description

High voltage PMIC with multiple SMPS and LDO

High voltage PMIC with multiple SMPS and LDO

16.6 M_REG_CTRL2 register

Table 16. M_REG_CTRL2 register bit allocation

Table 17. M_REG_CTRL2 register bit description

High voltage PMIC with multiple SMPS and LDO

16.7 M_AMUX register

Table 19. M_AMUX register bit description

16.8 M_CLOCK register

Table 21. M_CLOCK register bit description

High voltage PMIC with multiple SMPS and LDO

16.9 M_INT_MASK1 register

High voltage PMIC with multiple SMPS and LDO

Table 23. M_INT_MASK1 register bit description

High voltage PMIC with multiple SMPS and LDO

16.10 M_INT_MASK2 register

Table 24. M_INT_MASK2 register bit allocation

Table 25. M_INT_MASK2 register bit description

High voltage PMIC with multiple SMPS and LDO

16.11 M_FLAG1 register

When device starts-up, it is recommended to clear all the flags by writing 1 on all bits.

Table 27. M_FLAG1 register bit description

High voltage PMIC with multiple SMPS and LDO

16.12 M_FLAG2 register

When device starts-up, it is recommended to clear all the flags by writing 1 on all bits.

Table 28. M_FLAG2 register bit allocation

Note: Reset value for VR5500, wake up by Wake1, all regulators started by default during power-up sequence.

Table 29. M_FLAG2 register bit description

High voltage PMIC with multiple SMPS and LDO

16.13 M_VMON_REG1 register

Table 30. M_VMON_REG1 register bit allocation

Table 31. M_VMON_REG1 register bit description

16.14 M_LVB1_SVS register

 \mathcal{L}

Table 33. M_LVB1_SVS register bit description

16.15 M_MEMORY0 register

Table 35. M_MEMORY0 register bit description

16.16 M_MEMORY1 register

Table 37. M_MEMORY1 register bit description

16.17 M_DEVICEID register

Table 38. M_DEVICEID register bit allocation

Table 39. M_DEVICEID register bit description

17 Fail-safe register mapping

17.1 Fail-safe writing registers overview

17.2 Fail-safe reading registers overview

Table 41. Fail-safe reading registers overview

17.3 FS_GRL_FLAGS register

Table 43. FS_GRL_FLAGS register bit description

17.4 FS_I_OVUV_SAFE_REACTION1 register

Table 44. FS_I_OVUV_SAFE_REACTION1 register bit allocation

Table 45. FS_I_OVUV_SAFE_REACTION1 register bit description

17.5 FS_I_OVUV_SAFE_REACTION2 register

Table 46. FS_I_OVUV_SAFE_REACTION2 register bit allocation

Table 47. FS_I_OVUV_SAFE_REACTION2 register bit description

17.6 FS_I_FSSM register

Table 48. FS_I_FSSM register bit allocation

Table 49. FS_I_FSSM register bit description

High voltage PMIC with multiple SMPS and LDO

17.7 FS_I_SVS register

Table 51. FS_I_SVS register bit description

17.8 FS_OVUVREG_STATUS register

Table 52. FS_OVUVREG_STATUS register bit allocation

Table 53. FS_OVUVREG_STATUS register bit description

17.9 FS_SAFE_IOs register

Table 54. FS_SAFE_IOS register bit allocation

Table 55. FS_SAFE_IOS register bit description

High voltage PMIC with multiple SMPS and LDO

17.10 FS_DIAG register

Table 56. FS_DIAG register bit allocation

Table 57. FS_DIAG register bit description

17.11 FS_INTB_MASK register

Table 58. FS_INTB_MASK register bit allocation

Table 59. FS_INTB_MASK register bit description

17.12 FS_STATES register

Table 61. FS_STATES register bit description

18 OTP bits configuration

18.1 Overview

Table 62. Main OTP_REGISTERS

Legend: bold — Regulator behavior in case of TSD, VPRE, and VBOOST slew rate parameters can be changed later by I2C.

Table 63. Fail-safe OTP_REGISTERS

18.2 Main OTP bit description

Table 64. Main OTP bit description

18.3 Fail-safe OTP bit description

Table 65. Fail-safe OTP bit description

19 Best of supply

19.1 Functional description

VBOS regulator manages the best of supply from VSUP, VPRE, and VBOOST to efficiently generate 5.0 V output to supply the internal biasing of the device. VBOS is also the supply of VPRE high-side and low-side gate drivers and VBOOST low-side gate driver.

VBOS undervoltage may not guarantee the full functionality of the device. Consequently, VBOS UVL detection powers down the device.

 V_{SUPUV} undervoltage threshold is used to enable the path from VSUP to VBOS when VSUP \leq V_{SUP_UV7} to have a low drop path from VSUP, while VPRE is going low and to power up the device when VPRE is not started. When VSUP > $V_{SUP\ UV7}$, VBOS is forced to use either VPRE or VBOOST to optimize the efficiency.

19.2 Best of supply electrical characteristics

Table 66. Best of supply electrical characteristics

TA = –40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Typ	Max	Unit
V _{BOS}	Best of supply output voltage	3.3	5.0	5.25	V
V _{BOS UVH}	VBOS undervoltage threshold high (VBOS rising)	4.1		4.5	V
V _{BOS_UVL}	VBOS undervoltage threshold low (VBOS falling)	3.2		3.4	V
T _{BOS UV}	V _{BOS UVH} and V _{BOS UVL} filtering time	6.0	10	15	μs
V _{BOS} POR	VBOS power-on reset threshold			2.5	V
T _{BOS_POR}	V _{BOS POR} filtering time	0.5		1.5	μs
I_{BOS}	Best of supply current capability			60	mA
$\mathsf{C}_{\mathsf{OUT_BOS}}$	Effective output capacitor	4.7		10	μF
	Output decoupling capacitor		0.1		μF

20 High voltage buck: VPRE

20.1 Functional description

VPRE block is a high voltage, synchronous, peak current mode buck controller. VPRE is working with external logical level NMOS in force PWM mode at 455 kHz and in Automatic Pulse Skipping (APS) mode at 2.22 MHz . The APS mode helps to maintain the correct output voltage at high input voltage by skipping some turn ON cycles of the HS FET below the minimum duty cycle. VPRE input voltage is naturally limited to V_{SUP} = LPI DCR \times IPRE + VPRE_UVL / DMAX with DMAX = 1 – (FPRE_SW \times TPRE_OFF_MIN).

A bootstrap capacitor is required to supply the gate drive circuit of the high-side NMOS. The output voltage is configurable by OTP from 3.3 V to 5.0 V, and the switching frequency is configurable by OTP at 455 kHz for 12 V and 24 V transportation applications or 2.22 MHz for 12 V automotive applications. The stability is ensured by an external Type 2 compensation network with slope compensation.

The output current is sensed via an external shunt in series with the inductor and the maximum current capability is defined by the external components (NMOS gate charge, inductor, shunt resistor), the gate driver current capability, and the switching frequency. An overcurrent detection is implemented to protect the external MOSFETs. If an overcurrent is detected after the HS minimum TON time, the HS is turned OFF and will be turned ON again at the next rising edge of the switching clock. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition on VPRE and/or one of the cascaded regulators.

The maximum input voltage is 60 V and allows operation in 24 V truck applications without external protection to sustain ISO 16750-2:2012 load dump pulse 5b. VPRE must be the input supply of the BOOST and BUCK1,2. VPRE can be the input supply of BUCK3 and LDO1. VPRE can be the supply of local loads remaining inside the ECU.

By default, VPRE switching frequency is derived from the internal oscillator, and can be synchronized with an external frequency signal applied at FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I2C.

 V_{PREUVH} , V_{PREUVL} , and V_{PREFB} ov thresholds are monitored from PRE_FB pin and manage some transitions of the main state machine described in [Section 14.1 "Simplified](#page-10-0) [functional state diagram".](#page-10-0)

20.2 Application schematic

Figure 9. VPRE schematic

A PI filter, with F_{RES} = 1 / [2π x $\sqrt{(LCpi)}$] and calculated for Fres < F_{PRE, SW} / 10, is required to filter VPRE switching frequency on the Battery line. VSUP1,2 pins must be connected before the PI filter for a clean biasing of the device. Cpi1 capacitor shall be implemented close to VSUP1,2 pins. Cpi2 capacitor shall be implemented close to Q1. The bootstrap capacitor value should be sized to be >10 times the gate source capacitor of Q1. Gate to source resistor on Q1 and Q2 is recommended in case of pin disconnection to guarantee a passive switch OFF of the transistors.

20.3 Compensation network and stability

The external compensation network, made with R_{COMP} , C_{COMP} , and C_{HF} shall be calculated for best compromise between stability and transient response, based on below conceptual plot of Type 2 compensation network transfer function.

High voltage PMIC with multiple SMPS and LDO

Calculation guideline

- System bandwidth for VPRE = 455 kHz: $F_{bw} = F_{PRE-SW} / 10$ System bandwidth for VPRE = 2.22 MHz: $F_{bw} = F_{PRF-SW} / 15$
- Compensation zero: $Fz = F_{bw} / 10$
- Compensation pole for VPRE = 455 kHz: Fp = F_{PRE} sw / 2
- Compensation pole for VPRE = 2.22 MHz: $Fp = F_{PRE-SW} / 4$
- \bullet F_{GBW} = 1 / (2 π x R_{SHUNT} x V_{PRELIM} GAIN X COUT PRE)
- Error amplifier gain: EA_gain = (V_{REF} / V_{PRE}) x gmEA_{PRE} x R_{COMP} = 10 ^ LOG (F_{BW} / F_{GBW}
- V_{RFF} = 1.0 V, R_{COMP} = V_{PRF} x (EA_gain / gmEA_{PRE})
- \bullet C_{COMP} = 1 / (2π x Fz x R_{COMP})
- C_{HF} = 1 / (2π x Fp x R_{COMP})
- Slope compensation: Se > (V_{PRF} / L_{VPRF}) x R_{SHUNT} x V_{PRF LIM} GAIN

The compensation network can be automatically calculated in the VR5500 OTP Config.xlsm file which is using the same formulas. A Simplis simulation is recommended to verify the Phase and Gain Margin with normalized components.

Use case calculation with $V_{PRE} = 4.1 V$, $L_{VPRE} = 6.8 \mu H$, F_{PRE} sw = 455 kHz, $C_{\text{OUT PRF}}$ = 66 μF, R_{SHUNT} = 10.0 mΩ

- System bandwidth: $F_{bw} = 45$ kHz
- **•** Compensation zero: Fz = 4.5 kHz
- **•** Compensation pole: Fp = 227.5 kHz
- \bullet F_{GBW} = 53 kHz
- Error amplifier gain: EA_gain = 10 \textdegree LOG (F_{BW} / F_{GBW}) = 0.86
- $R_{COMP} = 2.34 kΩ = 2.2 kΩ$
- C_{COMP} = 15.9 nF = 16 nF
- C_{HF} = 318 pF = 330 pF
- **•** Slope compensation: Se > 30 mV/μs

Use case stability verification

• Phase margin target PM > 45° and gain margin target GM > 6 dB.

Figure 11. Phase and gain margin simulation

High voltage PMIC with multiple SMPS and LDO

20.4 VPRE electrical characteristics

Table 67. VPRE electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

High voltage PMIC with multiple SMPS and LDO

20.5 VPRE external MOSFETs

MOSFETs selection:

- **•** Logical level NMOS, gate drive comes from VBOS (5.0 V)
- **•** VDS > 60 V for 24 V truck, bus applications
- **•** VDS > 40 V for 12 V automotive applications
- **•** Qg < 15 nC at Vgs = 5.0 V is recommended for 455 kHz $Qq < 7$ nC at Vgs = 5.0 V is recommended for 2.22 MHz
- **•** Recommended example references

Table 68. VPRE external MOSFETs recommendation

Other MOSFETs are possible but should have similar performances as compared to the recommended references. The maximum current at 2.22 MHz is limited to 6.0 A for which the efficiency is equivalent to 10 A at 455 kHz. The power dissipation in the external MOSFETs is important and the junction temperature may rise above 175 °C.

VPRE switching slew rate can be configured by I2C to align with external MOSFET selection, VPRE switching frequency, and to optimize power dissipation and EMC performance. It is recommended to configure the maximum slew rate by OTP and reduce it later by I2C if needed. VR5500 is using current source to drive the external MOSFET so adding an external serial resistor with the gate does not affect the slew rate. It is recommended to change the current source selection by I2C to change the slew rate.

VPRE MOSFET switching time can be estimated to $T_{SW} = (Q_{GD} + Q_{GS} / 2) / 1$ I_{PRE GATE} DRV using the gate charge definition from **[Figure 13](#page-73-0).** Q_{GD} and Q_{GS} can be extracted from the MOSFET data sheet.

20.6 VPRE efficiency

VPRE efficiency versus current load is given for information based on external component criteria provided and VSUP voltage 14 V. If the conditions change, it has to be recalculated with the VR5500_PDTCAL tool. The real efficiency has to be verified by measurement at the application level.

Figure 14. VPRE theoretical efficiency

20.7 VPRE not populated

When two VR5500 are used, only one VPRE may be required. It is possible to not populate the external components of the second VPRE to optimize the bill of material.

In that case, specific connection of the VPRE2 pins is required:

- **•** PRE_FB2 must be connected to PRE_FB1
- **•** PRE_CSP2 must be connected to PRE_FB1
- **•** PRE_COMP2 must be left open
- **•** PRE_SW2 must be connected to GND
- **•** PRE_BOOT2 must be connected to VBOS2
- **•** PRE_GHS2 and PRE_GLS2 must be left open

After the startup phase, VPRE2 shall be disabled by I2C with VPDIS bit.

21 Low voltage boost: VBOOST

21.1 Functional description

VBOOST block is a low voltage, asynchronous, peak current mode boost converter. VBOOST works in PWM and uses an external diode and an internal low-side FET.

VBOOST enters Skip mode to maintain the correct output voltage in light load condition. The output voltage is configurable by OTP at 5.0 V or 5.74 V, the switching frequency is 2.22 MHz and the output current is limited to 1.5 A peak input current. The input of the boost is connected to the output of VPRE. This block is intended to supply LDO1, LDO2, BUCK3, or an external regulator. The stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, VBOOST switching frequency is derived from the internal oscillator, and can be synchronized with an external frequency signal applied on FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I2C.

An overcurrent detection and a thermal shutdown are implemented to protect the internal MOSFET. If an overcurrent is detected after the LS minimum TON time, the LS is turned OFF and will be turned ON again at the next rising edge of the switching clock. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition on one of the cascaded regulators.

Since the current limitation is on the input current, [Table 69](#page-75-0) summarizes the expected output current capability depending on VPRE and VBOOST voltage configurations and L $= 4.7$ μ H.

Table 69. Output current capability

An overvoltage protection is implemented on BOOST_LS pin. When $V_{\text{BOOST~OV}}$ is detected during two consecutive turn ON cycles, VBOOST is disabled. An I2C command is required to enable it again.

21.2 Application schematic

It is recommended to select a Schottky diode for D_{BOOST} to limit the impact on the SMPS efficiency.

21.3 Compensation network and stability

The internal compensation network, made with R_{COMP} , C_{COMP} , and C_{HF} is optimized for best compromise between stability and transient response with R_{COMP} = 750 k Ω , C_{COMP} = 125 pF, and C_{HF} = 2.0 pF.

$Use case with V_{BOOST} = 5.74 V, L_{VBOOST} = 4.7 µH, F_{BOOST-SW} = 2.22 MHz,$ **COUT_BOOST = 22 μF**

Use case stability verification

• Phase margin target PM > 45° and gain margin target GM > 6 dB.

High voltage PMIC with multiple SMPS and LDO

Use case transient response verification

High voltage PMIC with multiple SMPS and LDO

21.4 VBOOST electrical characteristics

Table 70. VBOOST electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

21.5 VBOOST not populated

It is possible to not use the VBOOST when VPRE is configured at 4.1 V or 5.0 V. In this case, the external VBOOST components can be unpopulated to optimize the bill of material. The OTP_BOOSTEN bit shall be programmed to 0 and VBOOST pin must be connected to VPRE. BOOST_LS pin must be left open.

VBOOST must be used when VPRE is configured at 3.3 V or 3.8 V to supply VBOS.

22 Low voltage buck: BUCK1 and BUCK2

22.1 Functional description

BUCK1 and BUCK2 blocks are low voltage, synchronous, valley current mode buck converters with integrated HS PMOS and LS NMOS. BUCK1 and BUCK2 work in force PWM and the output voltage is configurable by OTP from 0.8 V to 1.8 V, the switching frequency is 2.22 MHz and the output current is limited to 3.6 A peak. The input of these blocks must be connected to the output of VPRE. The stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, BUCK1 and BUCK2 switching frequency is derived from the internal oscillator and can be synchronized with an external frequency signal applied on FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I2C.

High voltage PMIC with multiple SMPS and LDO

BUCK1 and BUCK2 can work independently or in Dual phase mode to double the output current capability. When BUCK1 and BUCK2 are used in dual phase, they must have the same output voltage configuration. Any action like TSD, OV, disable by I2C, on BUCK1 affects BUCK2 and vice versa.

An overcurrent detection and a thermal shutdown are implemented on BUCK1 and BUCK2 to protect the internal MOSFETs. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition.

The ramp up and ramp down of BUCK1 and BUCK2 when they are enabled and disabled is configurable with OTP_DVS_BUCK12[1:0] bits to accommodate multiple MCU soft start requirements. Static Voltage Scaling (SVS) feature is available to decrease the output voltage after power up during INIT_FS Programmable phase shift control is implemented, see [Section 25 "Clock management".](#page-92-0)

22.2 Application schematic: Single phase mode

In this configuration, BUCK1 and BUCK2 are configured as independent outputs, working independently. Each output is configured and controlled independently by I2C.

Figure 18. BUCK1/2 standalone schematic

22.3 Application schematic: Dual phase mode

In this configuration, BUCK1 and BUCK2 are configured in dual phase mode to double the output current capability. The dual phase mode is enable with OTP_VB12MULTIPH bit. The PCB layout of BUCK1 phase and BUCK2 must be symmetric for optimum EMC performance.

High voltage PMIC with multiple SMPS and LDO

Figure 19. BUCK1/2 multiphase schematic

22.4 Compensation network and stability

The internal compensation network ensures the stability and the transient response performance of the buck converter. The error amplifier gain is configurable with OTP_VBxGMCOMP[2:0] bits for each BUCK 1 and BUCK2 regulators. It is recommended to use the default value that covers most of the use cases.

Decreasing the gain reduces the regulation bandwidth and increase the phase and gain margin but transient performance is degraded. Increasing the gain enlarges the regulation bandwidth and improves the transient performance but the phase and gain margin is degraded.

OTP_VBxINDOPT[1:0] scales the slope compensation and the zero cross detection according to the inductor value. 1.0 μH is the recommended inductor value for BUCK1 and BUCK2.

Use case with V_{PRE} = 3.3 V, V_{BUCK1} = 1.0 V, L_{VBUCK1} = 1.0 µH, V_{BUCK1} sw = **2.22 MHz, COUT_BUCK1 = 44 μF, default Err Amp gain**

Use case stability verification

• Phase margin target PM > 45° and gain margin target GM > 6 dB.

High voltage PMIC with multiple SMPS and LDO

Use case transient response verification

High voltage PMIC with multiple SMPS and LDO

22.5 BUCK1 and BUCK2 electrical characteristics

Table 71. BUCK1 and BUCK2 electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Product data sheet Rev. 6 — 29 January 2020

High voltage PMIC with multiple SMPS and LDO

22.6 BUCK1 and BUCK2 efficiency

BUCK1 and BUCK2 efficiency versus current load is given for information based on external component criteria provided and VPRE voltage 4.1 V. If the conditions change, it has to be recalculated with the VR5500_PDTCAL tool. The real efficiency has to be verified by measurement at the application level.

23 Low voltage buck: BUCK3

23.1 Functional description

BUCK3 block is a low voltage, synchronous, peak current mode buck converter with integrated HS PMOS and LS NMOS. BUCK3 works in force PWM and the output voltage is configurable by OTP from 1.0 V to 3.3 V, the switching frequency is 2.22 MHz and the output current is limited to 3.6 A peak. The input of this block can be connected to the output of VPRE or VBOOST when VBOOST = 5.0 V only. The stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, BUCK3 switching frequency is derived from the internal oscillator, and can be synchronized with an external frequency signal applied on FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I2C.

An overcurrent detection and a thermal shutdown are implemented on BUCK3 to protect the internal MOSFETs. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition.

BUCK3 is part number dependent according to OTP_BUCK3EN bit. BUCK3_INQ pin, used to bias internal BUCK3 driver, and must be connected to the same source pin than BUCK3_IN pin. The ramp up and ramp down of BUCK3 when it is enabled and disabled is configurable with OTP_DVS_BUCK3[1:0] bits to accommodate multiple MCU soft start requirements.

Programmable phase shift control is implemented, see [Section 25 "Clock management"](#page-92-0).

23.2 Application schematic

23.3 Compensation network and stability

The internal compensation network ensures the stability and the transient response performance of the buck converter. OTP_VB3INDOPT[1:0] scales the slope compensation and the zero cross detection according to inductor value. 1.0 μH is the recommended inductor value for BUCK3.

Use case with V_{PRE} = 3.3 V, V_{BUCK3} = 2.3 V, L_{VBUCK3} = 1.0 µH, F_{BUCK3} sw = **2.22 MHz,** $C_{\text{OUT BUCK3}}$ **= 44 μF**

Use case stability verification

• Phase margin target PM > 45° and gain margin target GM > 6 dB.

Use case transient response verification

High voltage PMIC with multiple SMPS and LDO

23.4 BUCK3 electrical characteristics

Table 72. BUCK3 electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

High voltage PMIC with multiple SMPS and LDO

23.5 BUCK3 efficiency

BUCK3 efficiency versus current load is given for information based on external component criteria provided and VPRE voltage 4.1 V. If the conditions change, it has to be recalculated with the VR5500_PDTCAL tool. The real efficiency has to be verified by measurement at the application level.

High voltage PMIC with multiple SMPS and LDO

24 Linear voltage regulator: LDO1, LDO2

24.1 Functional description

LDO1 and LDO2 blocks are two linear voltage regulators. The output voltage is configurable by OTP from 1.1 V to 5.0 V. A minimum voltage drop is required depending on the output current capability (0.5 V for 150 mA and 1.0 V for 400 mA). The LDO current capability is linear with the voltage drop and can be estimated to $I(mA) = 500 x$ $V_{LDO12-DROP}$ – 100 for intermediate voltage drop between 0.5 V and 1.0 V.

LDO1 input supply is externally connected to VPRE, VBOOST, or another supply. LDO2 input supply is internally connected to the output of VBOOST. An overcurrent detection and a thermal shutdown are implemented on LDO1 and LDO2 to protect the internal pass device.

24.2 Application schematics

24.3 LDO1 and LDO2 electrical characteristics

Table 73. LDO1 and LDO2 electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Typ	Max	Unit
V_{LDO12_IN}	Input voltage range	2.5		6.5	V
V _{LDO12}	Output voltage (OTP_VLDO1V[2:0] and OTP_LDO2V[2:0] bits) 1.1 V, 1.2 V, 1.6 V, 1.8 V, 2.5 V, 2.8 V, 3.3 V, 5.0 V	1.1		5.0	V
$V_{LDO12_ACC_150}$	Output voltage accuracy, 150 mA current capability	-2		$+2$	$\frac{0}{0}$
VLDO12 ACC 400	Output voltage accuracy, 400 mA current capability	-3		$+3$	$\%$
VLDO12 DROP 150	Minimum voltage drop for 150 mA current capability	0.5		$\overline{}$	V
V _{LDO12} DROP 400	Minimum voltage drop for 400 mA current capability	1.0	-	-	V
C_{IN_LDO1}	Input capacitor (close to LDO1 IN pin)	1.0			μF
COUT_LDO12_150	Output capacitor, 150 mA current capability	4.7		10	μF
COUT_LDO12_400	Output capacitor, 400 mA current capability	6.8		10	μF
C_{OUT_LDO12}	Output decoupling capacitor	0.1		-	μF
VLDO12 LTR 150	Transient load regulation (from 10 mA to 150 mA in 2.0 µs)	-4		$+4$	$\%$
VLDO12_LTR_400	Transient load regulation (from 10 mA to 400 mA in 4.0 µs)	-5		$+5$	%
VLD012_LR	Line regulation	$\overline{}$	-	0.5	$\%$
VLDO ₁₂ ILIM 150	Current limitation, 150 mA current capability (OTP LDO1ILIM and OTP LDO2ILIM bits)	200	280	500	mA
V _{LDO12} ILIM 400	Current limitation, 400 mA current capability (OTP LDO1ILIM and OTP LDO2ILIM bits)	430	560	800	mA
V _{LDO12} SOFT START	Soft start (enable to 90 %)	$\overline{}$	1.0	1.3	ms
V _{LDO12} STARTUP	Overshoot at startup			$\overline{2}$	$\%$
RLDO12_DISCH	Discharge resistance (when LDO1,2 is disabled)	10	20	60	Ω
TSD _{LDO12}	Thermal shutdown threshold	160	-	-	°C
TSD _{LDO12_HYST}	Thermal shutdown threshold hysteresis		9		°C
TLDO12_TSD	Thermal shutdown filtering time	3	5	8	μs

25 Clock management

25.1 Clock description

The clock management block is made of the internal oscillator, the Phase Locked Loop (PLL) and multiple dividers. This block manages the clock generation for the internal digital state machines, the switching regulators, and the external clock synchronization.

The internal oscillator is running at 20 MHz by default after startup. The frequency is programmable by I2C and a spread spectrum feature can be activated by I2C to reduce the emission of the oscillator fundamental frequency.

VPRE switching frequency is coming from CLK2 (455 kHz) or CLK1 (2.22 MHz). BUCK1,2,3 and BOOST switching frequency is coming from CLK1 (2.22 MHz). The switching regulators can be synchronized with an external frequency coming from FIN pin. A dedicated watchdog monitoring is implemented to verify and report the correct FIN frequency range. Different clocks can be sent to FOUT pin to synchronize an external IC or for diagnostic.

High voltage PMIC with multiple SMPS and LDO

25.2 Phase shifting

The clocks of the switching regulators (VPRE_clk, BOOST_clk, BUCK1_clk, BUCK2_clk and BUCK3 clk) can be delayed in order to avoid all the regulators to turn ON at the same time to reduce peak current and improve EMC performance.

Each clock of each regulator can be shifted from 1 to 7 clock cycles of CLK running at 20 MHz what corresponds to 50 ns. The phase shift configuration is done by OTP configuration using OTP_VPRE_ph[2:0], OTP_VBST_ph[2:0], OTP_BUCK1_ph[2:0], OTP_BUCK2_ph[2:0], and OTP_BUCK3_ph[2:0].

VPRE and BUCK3 have a peak current detection architecture. The PWM synchronizes the turn ON of the high-side switch. BUCK1 and BUCK2 have a valley current detection architecture. The PWM synchronizes the turn ON of the low-side switch.

25.3 Manual frequency tuning

The internal oscillator frequency, 20 MHz by default, can be programmed from 16 MHz to 24 MHz with 1.0 MHz frequency step by I2C. The oscillator functionality is guaranteed for frequency increment of one step at a time in either direction, with a minimum of 10 μs between two steps. For any unused code of the CLK_TUNE [3:0] bits, the internal oscillator is set at the default 20 MHz frequency.

To change the internal oscillator frequency from 20 MHz to 24 MHz, four I2C commands are required with 10 μs wait time between each command (21 MHz – wait 10 μs – 22 MHz – wait 10 μ s – 23 MHz – wait 10 μ s – 24 MHz). To change the internal oscillator frequency from 24 MHz to 16 MHz, eight I2C commands are required with 10 μs wait time between each command (23 MHz – wait 10 μs – 22 MHz – wait 10 μs – 21 MHz – wait 10 μs – 20 MHz – wait 10 μs – 19 MHz – wait 10 μs – 18 MHz – wait 10 μs – 17 $MHz - wait 10$ $\mu s - 16$ MHz).

25.4 Spread spectrum

The internal oscillator can be modulated with a triangular carrier frequency of 23 kHz or 94 kHz with ±5 % deviation range around the oscillator frequency. The spread spectrum feature can be activated by I2C with the MOD_EN bit and the carrier frequency can be selected by I2C with the MOD_CONF bit. By default, the spread spectrum is disabled.

The spread spectrum and the manual frequency tuning functions cannot be used at the same time.

The main purpose of the spread spectrum is to improve the EMC performance by spreading the energy of the internal oscillator and VPRE frequency on VBAT frequency spectrum. It is recommended to select 23 kHz carrier frequency when VPRE is configured at 455 kHz and 94 kHz when VPRE is configured at 2.2 MHz for the best performance.

25.5 External clock synchronization

To synchronize the switching regulators with an external frequency coming from FIN pin, the PLL is enabled with OTP_PLL_SEL bit. The FIN pin accepts two ranges of frequency depending on the divider selection to always have CLK clock at the output of the PLL in the working range of the digital blocks from 16 MHz to 24 MHz. When FIN $DIV = 0$, the input frequency range must be between 333 kHz and 500 kHz. When FIN $DIV = 1$, the input frequency range must be between 2.0 MHz and 3.0 MHz.

After the FIN clock divider configuration with FIN_DIV bit, the FIN clock is routed to the PLL input with EXT_FIN_SEL bit. The CLK clock changes from the internal oscillator to FIN external clock with EXT_FIN_SEL bit. So, the configuration procedure is FIN_DIV first, then apply FIN and finally set EXT_FIN_SEL.

If FIN is out of range, CLK clock moves back to the internal oscillator and reports the error using the CLK_FIN_DIV_OK bit. When FIN comes back in the range, the configuration procedure described above is executed again.

The FOUT pin can be used to synchronize an external device with the VR5500. The frequency sent to FOUT is selected by I2C with the FOUT_MUX_SEL [3:0] bits.

Table 75. FOUT multiplexer selection

25.6 Electrical characteristics

Table 76. Electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

26 Analog multiplexer: AMUX

26.1 Functional description

The AMUX pin delivers 32 analog voltage channels to the MCU ADC input. The voltage channels delivered to AMUX pin can be selected by I2C. The maximum AMUX output voltage range is VDDIO. External Rs/Cout components are required for the buffer stability.

26.2 Block diagram

26.3 AMUX channel selection

Table 77. AMUX output selection

26.4 AMUX electrical characteristics

Table 78. AMUX electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

26.5 1.8 V MCU ADC input use case

VR5500 AMUX buffer is referenced to VDDIO, 3.3 V, or 5.0 V. In case the MCU requires a 1.8 V ADC input voltage, an external resistor bridge R1/R2 can be added in between AMUX output and ADC input as shown in [Figure 33.](#page-99-0) It is recommended to use 0.1 % resistor accuracy to limit the conversion error impact.

High voltage PMIC with multiple SMPS and LDO

The total resistor bridge value (R1 + R2) shall consume between min 10x ADC input current and max 1 mA at AMUX output to neither disturb the AMUX output buffer nor the ADC input. A good estimate is to calculate the resistor bridge value for 200 μA current consumption at VDDIO = 3.3 V.

Target R1 + R2 = 20 k Ω

For VDDIO = 3.3 V, R2 / (R1 + R2) = 1.8 / 3.3 = 0.545

After calculation, R2 = 11 k Ω and R1 = 9.3 k Ω

27 I/O interface pins

27.1 WAKE1, WAKE2

WAKE pins are used to manage the internal biasing of the device and the main state machine transitions.

- When WAKE1 or WAKE2 is > WAKE12_{VIH}, the internal biasing is started and the equivalent digital state is '1'
- When WAKE1 or WAKE2 is < WAKE12_{VIL}, the equivalent digital state is '0'
- When WAKE1 and WAKE2 are < WAKE12_{AVII}, the internal biasing is stopped if the device was in Standby mode

WAKE1 and WAKE2 are level based wake-up input signals with analog measurement capability through AMUX. WAKE1 can be, for example, connected to a switched VBAT (KL 15 line) and WAKE2 to the wake-up output of a CAN or FlexRay transceiver. When a WAKE pin is used as a global pin, a C-R-C protection is required (see [Section 29](#page-106-0) ["Application information"](#page-106-0)).

Table 79. WAKE1, WAKE2 electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

27.2 INTB

INTB is an open drain output pin with internal pull up to VDDIO. This pin generates a pulse when an internal interrupt occurs to inform the MCU. Each interrupt can be masked by setting the corresponding inhibit interrupt bit in M_INT_MASK registers.

Table 80. INTB electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Table 81. List of interrupts from main logic

27.3 PSYNC for two VR5500

PSYNC function allows to manage complex startup sequence with multiple power management ICs like two VR5500 (OTP_PSYNC_CFG = 0) or one VR5500 plus one PF82 (OTP_PSYNC_CFG = 1). This function is enabled with the OTP_PSYNC_EN bit.

When PSYNC is used to synchronize two VR5500, PSYNC pins of each device shall be connected together and pulled up to VBOS pin of the VR5500 master device as shown in [Figure 34](#page-101-0). In this configuration, VR5500 #1 state machine stops before VR5500 #1_VPRE starts and waits for VR5500 #2 to synchronize VR5500#2_VPRE start.

27.4 PSYNC for VR5500 and external PMIC

When PSYNC is used to synchronize one VR5500 and one external PMIC, PSYNC pin of VR5500 is connected to PGOOD pin of the external PMIC.

When the external PMIC is PF82 from NXP, it can be pulled up to VSNVS pin of PF82. In this configuration, VR5500 state machine stops after VPRE starts and waits for the PGOOD pin of the external PMIC to be released to continue its own power sequencing. It allows to synchronize the power up sequence of both devices.

During power-down sequence, VR5500 should wait for the external PMIC power-down sequence completion before turning OFF VPRE (VPRE is powering the external PMIC). OTP_VPRE_off_dly bit is configured to extend VPRE turn OFF delay from 250 μs default value to 32 ms.

Table 83. PSYNC electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

28 I2C interface

28.1 I2C interface overview

The VR5500 uses an I2C interface following the high-speed mode definition up to 3.4 Mbit/s. I2C interface protocol requires a device address for addressing the target IC on a multi-device bus. The VR5500 has two device address: one to access the main logic and one to access the fail-safe logic. These two I2C addresses are set by OTP.

The I2C interface is using a dedicated power input pin VDDI2C and it is compatible with 1.8 V / 3.3 V input supply. Timing, diagrams, and further details can be found in the NXP I²C specification UM10204 rev6.

Table 84. I2C message arrangement

28.2 Device address

The VR5500 has two device address: one to access the Main logic and one to access the Fail-safe logic.

The I2C addresses have the following arrangement:

- **•** Bit 39: 0
- **•** Bit 38: 1
- **•** Bit 37 to 34: OTP value
- **•** Bit 33: 0 to access the main logic, 1 to access the fail-safe logic

28.3 Cyclic redundant check

An 8 bit CRC is required for each Write and Read I2C command. Computation of a cyclic redundancy check is derived from the mathematics of polynomial division, modulo two.

The CRC polynomial used is $x^8+x^4+x^3+x^2+1$ (identified by 0x1D) with a SEED value of hexadecimal '0xFF'

The following table shows an example of CRC encoding HW implementation:

CRC calculation using XOR:

CRC_7 = XOR (B38, B35, B32, B31, B24, B23, B22, B20, B17, B13, B12, B11, 1, 1, 1)

- CRC_6 = XOR (B37, B34, B23, B22, B21, B19, B16, B12, B11, B10, 1, 1)
- CRC_5 = XOR (B39, B36, B33, B30, B29, B22, B21, B20, B18, B15, B11, B10, B9, 1, 1, 1)
- CRC_4 = XOR (B39, B38, B35, B32, B29, B28, B21, B20, B19, B17, B14, B10, B9, B8, 1, 1, 1, 1)
- CRC_3 = XOR (B37, B35, B34, B32, B28, B27, B24, B23, B22, B19, B18, B17, B16, B12, B11, B9, B8, 1, 1, 1, 1)

CRC_2 = XOR (B39, B38, B36, B35, B34, B33, B32, B27, B26, B24, B21, B20, B18, B16, B15, B13, B12 B10, B8, 1,1,1,1,1,1,1)

- CRC_1 = XOR (B37, B34, B33, B26, B25, B24, B22, B19, B15, B14, B13, B9, 1, 1, 1)
- CRC_0 = XOR (B39, B36, B33, B32, B25, B24, B23, B21, B18, B14, B13, B12, B8, 1, 1, 1, 1)

CRC results examples:

- **•** Main I2C device address: 0x20
- **•** Fail-safe I2C device address: 0x21

Table 85. CRC results example

28.4 I2C electrical characteristics

Table 86. I2C electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

29 Application information

30 Fail-safe domain description

30.1 Functional description

The fail-safe domain is electrically independent and physically isolated. The fail-safe domain is supplied by its own reference voltages and current, has its own oscillator.

The fail-safe domain and the dedicated pins are represented in **[Figure 40:](#page-107-0)**

30.2 Voltage supervisor

The voltage supervisor is in charge of overvoltage and undervoltage monitoring of VCOREMON, VDDIO and VMON1 input pins. When an overvoltage occurs on a VR5500 regulator monitored by one of these pins, the associated VR5500 regulator is switched off till the fault is removed. The voltage monitoring is active as soon as FS_ENABLE=1 and UV/OV flags are then reported accordingly.

30.2.1 VCOREMON monitoring

VCOREMON input pin is dedicated to BUCK1 or BUCK1 and BUCK2, in case of multiphase operation. When overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB is configurable with the VCOREMON_OV/UV_FS_IMPACT[1:0] bits during the INIT_FS phase.

VCOREMON_OV_FS_IMPACT[1:0]	VCOREMON OV impact on RSTB
00	No effect on RSTB
01	Reserved
1x (default)	RSTB is asserted
Reset condition	POR
VCOREMON_UV_FS_IMPACT[1:0]	VCOREMON UV impact on RSTB
00	No effect on RSTB
01 (default)	No effect on RSTB
1x	RSTB is asserted
Reset condition	POR

Table 87. VCOREMON error impact configuration
Table 88. VCOREMON electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

30.2.2 Static voltage scaling (SVS)

A static voltage scaling function is implemented to allow the MCU to reduce the output voltage initially configured at start-up of BUCK1 (and BUCK2 if used in multiphase). The SVS configuration must be done in INIT_FS phase. The offset value is configurable by I2C with the SVS_OFFSET[4:0] bits and the exact complemented value shall be written in the NOT SVS OFFSET[4:0] bits.

Table 89. SVS offset configuration

The BUCK1/2 output voltage transition starts when the NOT_SVS_OFFSET[4:0] I2C command is received and confirmed good. If the NOT_SVS_OFFSET[4:0] I2C command is not the exact opposite to the SVS_OFFSET[4:0] I2C command, the SVS procedure is not executed and the BUCK1 output voltage remains at its original value. The OV/ UV threshold changes immediately when the NOT_SVS_OFFSET[4:0] I2C command is received and confirmed good. Therefore, the BUCK1 output voltage transition is done within TCOREMON OV.

NXP Semiconductors VR5500

High voltage PMIC with multiple SMPS and LDO

30.2.3 VDDIO monitoring

VDDIO input pin can be connected to VPRE, LDO1, LDO2, BUCK3, or an external regulator. The regulator connected to VDDIO must be at 3.3 V or 5.0 V to be compatible with overvoltage and undervoltage monitoring thresholds. In order to turn OFF the regulator in case of overvoltage detection, the configuration of which regulator is connected to VDDIO is done with OTP_VDDIO_REG_ASSIGN[2:0] bits. If an external regulator (not delivered by the VR5500) is connected to VDDIO, this regulator cannot be turned OFF, but the overvoltage flag is reported to the MCU which can take appropriate action. In all cases, the reaction on RSTB is configured with VDDIO_OV/ UV_FS_IMPACT[1:0] bits.

Figure 42. VDDIO monitoring principle

When overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB is configurable with the VDDIO_OV/UV_IMPACT[1:0] bits during the INIT_FS phase.

Table 91. VDDIO electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

30.2.4 VMON1 monitoring

Each VMON1 monitoring feature is enabled by OTP. VMON1 input pin can be connected to VPRE, LDO1, LDO2, BUCK3, BUCK2 (in case BUCK2 is not used in multiphase), or even an external regulator. In order to turn OFF the regulator in case of Overvoltage detection, the configuration of which regulator is connected to VMON1 is done by I2C in the register M_VMON_REGx. If an external regulator (not delivered by the VR5500) is connected to VMON1, this regulator cannot be turned OFF, but the Overvoltage flag is reported to the MCU which can take appropriate action. In all cases, the fail-safe reaction on RSTB is configured with VMON1_OV/UV_FS_IMPACT[1:0] bits.

Figure 43. VMON1 monitoring principle

The external resistor bridge connected to VMON1 shall be calculated to deliver a middle point of 0.8 V. It is recommended to use ±1 % or less resistor accuracy. When overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB is configurable with the VMON1_OV/UV_FS_IMPACT[1:0] bits during the INIT_FS phase.

Table 92. VMON1 error impact configuration

Table 93. VMON1 (without ext resistor accuracy) electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

NXP Semiconductors VR5500

High voltage PMIC with multiple SMPS and LDO

30.3 Fault management

30.3.1 Fault source and reaction

In normal operation when RSTB is released, the fault error counter is incremented when a fault is detected by the VR5500 fail-safe state machine. [Table 94](#page-112-0) lists the faults and their impact on PGOOD and RSTB pins according to the device configuration. The faults that are configured to not assert RSTB will not increment the fault error counter. In that case, only the flags are available for MCU diagnostic.

Table 94. Application related fail-safe fault list and reaction

In Orange, the reaction in not configurable.

In Green, the reaction is configurable by OTP for PGOOD and I2C for RSTB during INIT_FS.

If OTP_PGOOD_RSTB = '0' (default configuration), RSTB and PGOOD pins work independently according to [Table 94](#page-112-0). If OTP_PGOOD_RSTB = '1', RSTB and PGOOD pins work concurrently and all the faults asserting RSTB will also assert PGOOD.

30.3.2 Fault error counter

The VR5500 integrates a configurable fault error counter which is counting the number of faults related to the device itself and also caused by external events. The fault error counter starts at level '1' after a POR or resuming from Standby. The final value of the fault error counter is used to transition in DEEP-FS mode. The maximum value of this

counter is configurable with the FLT_ERR_CNT_LIMIT[1:0] bits during the INIT_FS phase.

Table 95. Fault error counter configuration

FLT_ERR_CNT_LIMIT[1:0]	Fault error counter max value configuration
00	2
01 (default)	6
10	8
11	12
Reset condition	POR

30.4 PGOOD, RSTB

These two output pins have a hierarchical implementation in order to guarantee the safe state.

- **•** PGOOD has the priority one. If PGOOD is asserted, RSTB is asserted.
- **•** RSTB has the priority two. If RSTB is asserted, PGOOD may not be asserted.

30.4.1 PGOOD

PGOOD is an open-drain output that can be connected in the application to the PORB of the MCU. PGOOD requires an external pull-up resistor to VDDIO and a filtering capacitor to GND for immunity. An internal pull-down RPD ensures PGOOD low-level in Standby and Power down mode. VCOREMON, VDDIO, VMON1 can be assigned to PGOOD by OTP.

PGOOD is asserted low by the FS_LOGIC when any of the assigned regulators are in undervoltage or overvoltage. When PGOOD is asserted low, RSTB is also asserted low. An internal pull-up on the gate of the low-side MOS ensures PGOOD low-level in case of FS_LOGIC failure.

Table 96. PGOOD electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

30.4.2 RSTB

RSTB is an open-drain output that can be connected in the application to the RESET of the MCU. RSTB requires an external pull-up resistor to VDDIO and a filtering capacitor to GND for immunity. An internal pull-down RPD ensures RSTB low level in Standby and Power down mode. RSTB assertion depends on the device configuration during INIT_FS phase. An internal pull up on the gate of the low-side MOS ensures RSTB low level in case of FS_LOGIC failure. When RSTB is stuck low for more than $RSTB_{T8S}$, the device transitions in DEEP-FS mode.

Table 97. RSTB electrical characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSUP = VSUP_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

31 Package information

VR5500 package is a QFN (sawn), thermally enhanced wettable flanks, 8 x 8 x 0.85 mm, 0.5 mm pitch, 56 pins. The assembly can be done at two different NXP assembly sites with slight wettable flank difference but sharing the same PCB footprint.

32 Package outline

NXP Semiconductors VR5500

High voltage PMIC with multiple SMPS and LDO

33 Layout and PCB guidelines

33.1 Landing pad information

NXP Semiconductors VR5500

High voltage PMIC with multiple SMPS and LDO

33.2 Component selection

- **•** SMPS input and output capacitors shall be chosen with low ESR (ceramic or MLCC type of capacitors). X7R ceramic type is preferred. Input decoupling capacitors shall be placed as close as possible to the device pin. Output capacitor voltage rating shall be selected to be 3x the voltage output value to minimize the DC bias degradation.
- **•** SMPS inductors shall be shielded with ISAT higher than maximum inductor peak current.

33.3 VPRE

- **•** Inductor charging and discharging current loop is designed as small as possible.
- **•** Input decoupling capacitors are placed close to the high-side drain transistor pin.
- **•** The boot strap capacitor is placed close to the device pin using wide and short track to connect to the external low-side drain transistor.

• PRE_GLS, PRE_GHS and PRE_SW tracks is wide and short and should not cross any sensitive signal (current sensing, for example).

• PRE_FB used as voltage feedback and current sense shall be connected to R_{SHUNT} and routed as a pair with CSP.

- **•** The external transistor thermal shape should be in the range of 25 x 25 mm for optimum Rth.
- The LFPAK56 application note can give better insight: [http://assets.nexperia.com/](http://assets.nexperia.com/documents/application-note/AN10874.pdf) [documents/application-note/AN10874.pdf](http://assets.nexperia.com/documents/application-note/AN10874.pdf)

33.4 VBUCKx

• Inductor charging and discharging current loop is designed as small as possible.

- **•** Input decoupling capacitors is placed close to BUCKx_IN pins.
- **•** BUCK3_FB and BUCK3_INQ pins shall be tied to the same capacitor, VPRE, or VBOOST output capacitor depending on BUCK3_IN supply selected (in the blue path below, the coil is parasitic from track on the PCB). In the package, the coil is parasitic from the bonding.

34 EMC compliance

The VR5500 EMC performance is verified against BISS generic IC EMC test specification version 2.0 from 07.2012 and FMC1278 electromagnetic compatibility specification for electrical/electronic components and subsystems from 2016 with the following specific conditions:

- **•** Conducted emission: IEC 61967-4
	- **–** Global pins: VBAT (Vsup1 and Vsup2), WAKE1/2, 150 Ohm method, 12-M level
	- **–** Local pins: VPRE, BUCK1/2/3, LDO1/2, VBOOST, 150 Ohm method, 10-K level
- **•** Conducted immunity: IEC 62132-4
	- **–** Global pins: VBAT (Vsup1 and Vsup2), 36 dBm, Class A (no state change on RSTB, PGOOD, and all regulators in spec)
	- **–** Global pins: WAKE1, WAKE2, 30 dBm, Class A (no state change on RSTB, PGOOD, and all regulators in spec)
	- **–** Local pins: RSTB, PGOOD, VDDIO, VDDI2C, VBOS, 12 dBm, Class A (no state change on RSTB, PGOOD, and all regulators in spec)
	- **–** Supply pins: VPRE, BUCK1/2/3, LDO1/2, 12 dBm, Class A (no state change on RSTB, PGOOD, and all regulators in spec)
- **•** Radiated emission: FMC1278 from July 2015
	- **–** Compliance with FMC1278 RE310 Level 2 requirement in Normal mode

- **•** Radiated immunity: FMC1278 from July 2015
	- **–** Injection level per FMC1278 RI112 Level 2 requirement in Normal mode,
	- **–** Injection level per FMC1278 RI112 Level 2 requirement in Normal mode,
	- **–** No wake up when injecting FMC1278 RI112 Level 2 requirement in Standby mode

Table 98. Regulators setup for the EMC tests

35 References

- [\[1\]](#page-123-0) **VR5500 PDTCALC**^[1] VPRE compensation network calculation and power dissipation tool (Excel file)
- [2] **VR5500_OTP_Mapping**[\[1\]](#page-123-0) OTP programming configuration (Excel file)
- [3] **VR5500 VPRE Simplis Model**^{[\[1\]](#page-123-0)} Simplis model for stability and transient simulations
- [4] **Schematic**[\[1\]](#page-123-0) Reference schematic in Cadence and PDF formats
- [5] **Layout**[\[1\]](#page-123-0) Reference layout in Cadence format
- [6] **EVB**[\[1\]](#page-123-0) Evaluation board (EVB)
- [7] **FlexGUI**[\[1\]](#page-123-0) Graphical user interface to be used with the EVB

[1] Contact NXP sales representative.

36 Revision history

37 Legal information

37.1 Data sheet status

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".

t :
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

37.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

37.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP **Semiconductors**

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

37.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — is a trademark of NXP B.V.

Tables

Figures

Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 January 2020 Document identifier: VR5500