

# 2.7V to 5.5V, 4A 1ch Synchronous Buck Converter with Integrated FET

# **BD91361MUV**

#### **General Description**

BD91361MUV is ROHM's high efficiency step-down switching regulator designed to provide a voltage as low as 0.8V from a supply voltage of 5.5V/3.3V. It offers high efficiency by using pulse skip control technology and synchronous switches, and provides fast transient response to sudden load changes by implementing current mode control.

#### **Features**

- Fast Transient Response because of Current Mode PWM Control System
- High Efficiency for All Load Ranges because of Synchronous Rectifier (Nch/Nch FET) and SLLM<sup>TM</sup> (Simple Light Load Mode)
- Soft-Start Function
- Thermal Shutdown and UVLO Functions
- Short-Circuit Protection with Time Delay Function
- Shutdown Function

# **Applications**

Power Supply for LSI including DSP, Microcomputer and ASIC


#### **Key Specifications**

2.7V to 5.5V Input Voltage Range: Output Voltage Range: 0.8V to 3.3V Output Current: 4.0A (Max) Switching Frequency: 1MHz(Typ) High side FET ON-Resistance: 60mΩ(Typ) Low side FET ON-Resistance:  $55m\Omega(Typ)$ Standby Current: 0µA (Typ) -40°C to +105°C Operating Temperature Range:

# **Package**

W(Typ) x D(Typ) x H(Max)





OProduct structure: Silicon monolithic integrated circuit O This product has no designed protection against radioactive rays

# **Pin Configuration**




Figure 2. Pin Configuration

# **Pin Description**

D030	cociption								
Pin No.	Pin Name	Function	Pin No.	Pin Name	Function				
1	SW	Power switch node	11	GND	Ground pin				
2	SW	Power switch node	12	ADJ	Output voltage detection pin				
3	SW	Power switch node	13	ITH	GmAmp output pin/connected to phase compensation capacitor				
4	SW	Power switch node	14	VID<1>	Output voltage control pin<1>				
5	SW	Power switch node	15	VID<0>	Output voltage control pin<0>				
6	PVCC	Power switch supply pin	16	N.C.	No connection				
7	PVCC	Power switch supply pin	17	EN	Enable pin (active high)				
8	PVCC	Power switch supply pin	18	PGND	Power switch ground pin				
9	BST	Bootstrapped voltage input pin	19	PGND	Power switch ground pin				
10	VCC	Power supply input pin	20	PGND	Power switch ground pin				

# **Block Diagram**




Figure 3. Block Diagram

**Absolute Maximum Ratings** (Ta=25°C)

Parameter	Symbol	Rating	Unit
VCC Voltage	Vcc	-0.3 to +7 (Note 1)	V
PVCC Voltage	PVcc	-0.3 to +7 (Note 1)	V
BST Voltage	$V_{BST}$	-0.3 to +13	V
BST_SW Voltage	$V_{BST-SW}$	-0.3 to +7	V
EN Voltage	V <sub>EN</sub>	-0.3 to +7	V
SW,ITH Voltage	V <sub>SW</sub> , V <sub>ITH</sub>	-0.3 to +7	V
Power Dissipation 1	Pd1	0.34 (Note 2)	W
Power Dissipation 2	Pd2	0.70 (Note 3)	W
Power Dissipation 3	Pd3	2.21 (Note 4)	W
Power Dissipation 4	Pd4	3.56 (Note 5)	W
Operating Temperature Range	Topr	-40 to +105	°C
Storage Temperature Range	Tstg	-55 to +150	°C
Maximum Junction Temperature	Tjmax	+150	°C

<sup>(</sup>Note 1) Pd should not be exceeded.

Caution: Operating the IC over the absolute maximum ratings may damage the IC. In addition, it is impossible to predict all destructive situations such as short-circuit modes, open circuit modes, etc. Therefore, it is important to consider circuit protection measures, like adding a fuse, in case the IC is operated in a special mode exceeding the absolute maximum ratings.

**Recommended Operating Conditions** (Ta=-40°C to +105°C)

Parameter	Symbol		Unit		
Farameter	Symbol	Min	Тур	Max	Offic
Power Supply Voltage	Vcc	2.7	3.3	5.5	V
Tower Supply Voltage	PVcc	2.7	3.3	5.5	V
EN Voltage	V <sub>EN</sub>	0	-	5.5	V
Logic Input Voltage	$V_{\text{VID}<1:0>}$	0	-	5.5	V
Output Voltage Setting Range	V <sub>OUT</sub>	0.8	-	3.3 (Note 6)	V
SW Average Output Current	Isw	-	-	4.0 (Note 7)	Α

<sup>(</sup>Note 6) In case the output voltage is set to 1.6V or more,  $V_{\text{CCMin}} = V_{\text{OUT}} + 1.2V$ .

# **Electrical Characteristics**

(Unless otherwise specified, Ta=25°C V<sub>CC</sub>=PV<sub>CC</sub>=3.3V, V<sub>EN</sub>=V<sub>CC</sub>, VID<1>=VID<0>=0V, R<sub>1</sub>=10kΩ, R<sub>2</sub>=5kΩ)

Parameter	Symbol	Limit			Unit	Conditions
Faianielei	Symbol	Min	Тур	Max	Offic	Conditions
Standby Current	I <sub>STB</sub>	-	0	10	μΑ	EN=GND
Active Current	Icc	-	250	500	μΑ	
EN Low Voltage	$V_{ENL}$	-	GND	8.0	V	Standby mode
EN High Voltage	$V_{ENH}$	2.0	Vcc	-	V	Active mode
EN Input Current	I <sub>EN</sub>	-	3	10	μΑ	V <sub>EN</sub> =3.3V
VID Low Voltage	$V_{VIDL}$	-	GND	0.8		
VID High Voltage	$V_{VIDH}$	2.0	$V_{CC}$	-		
VID Input Current	$I_{VID}$	-	3	10		V <sub>VID</sub> =3V
Oscillation Frequency	fosc	0.8	1	1.2	MHz	
High Side FET ON-Resistance	Ronh	-	60	90	mΩ	PVcc=3.3V
Low Side FET ON-Resistance	Ronl	-	55	85	mΩ	PV <sub>CC</sub> =3.3V
ADJ Voltage	$V_{ADJ}$	0.788	0.800	0.812	٧	$V_{VID<1:0>}=(0,0)$
ITH Sink Current	I <sub>THSI</sub>	10	18	-	μΑ	V <sub>ADJ</sub> =1V
ITH Source Current	I <sub>THSO</sub>	10	18	-	μΑ	V <sub>ADJ</sub> =0.6V
UVLO Threshold Voltage	V <sub>UVLO1</sub>	2.400	2.500	2.600	V	V <sub>CC</sub> =3.3V to 0V
UVLO Release Voltage	V <sub>UVLO2</sub>	2.425	2.550	2.700	V	V <sub>CC</sub> =0V to 3.3V
Soft-Start Time	tss	0.5	1	2	ms	
Timer Latch Time	<b>t</b> LATCH	0.5	1	2	ms	
Output Short Circuit Threshold Voltage	V <sub>SCP</sub>	-	0.40	0.56	٧	V <sub>ADJ</sub> =0.8V to 0V

<sup>(</sup>Note 2) IC only

<sup>(</sup>Note 3) Mounted on a 1-layer 74.2mmx74.2mmx1.6mm glass-epoxy board, occupied area by copper foil : 10.29mm²
(Note 4) Mounted on a 4-layer 74.2mmx74.2mmx1.6mm glass-epoxy board, 1st and 4th copper foil area : 10.29mm², 2nd and 3rd copper foil area : 5505mm²
(Note 5) Mounted on a 4-layer 74.2mmx74.2mmx1.6mm glass-epoxy board, occupied area by copper foil : 5505mm², in each layers

<sup>(</sup>Note 7) Pd should not be exceeded.

# **Typical Performance Curves**




Figure 4. Output Voltage vs Input Voltage




Figure 5. Output Voltage vs EN Voltage




Figure 6. Output Voltage vs Output Current




Figure 7. Output Voltage vs Temperature

# **Typical Performance Curves - continued**




Figure 8. Efficiency vs Output Current




Figure 9. Frequency vs Temperature




Figure 10. ON-Resistance vs Temperature




Figure 11. EN Voltage vs Temperature

# **Typical Performance Curves - continued**




Figure 12. Circuit Current vs Temperature




Figure 13. Frequency vs Input Voltage

# **Typical Waveforms**




Figure 14. Soft-Start Waveform




Figure 15. SW Waveform (Io=0mA)




Figure 16. SW Waveform (I<sub>O</sub>=4A)




Figure 17. Transient Response (I<sub>O</sub>=1A to 4A, 20µs)

# **Typical Waveforms - continued**




Figure 18. Transient Response (I<sub>O</sub>=4A to 1A, 20µs)




Figure 19. Change Response




Figure 20. Change Response

# **Application Information**

#### 1. Operation

BD91361MUV is a synchronous step-down switching regulator that achieves fast transient response by employing current mode PWM control system. It utilizes switching operation in PWM (Pulse Width Modulation) mode for heavier load, while it utilizes SLLM<sup>TM</sup> (Simple Light Load Mode) operation for lighter load to improve efficiency.

#### (1) Synchronous Rectifier

Integrated synchronous rectification using two MOSFETS reduces power dissipation and increases efficiency when compared to converters using external diodes. Internal shoot-through current limiting circuit further reduces power dissipation.

#### (2) Current Mode PWM Control

The PWM control signal of this IC depends on two feedback loops, the voltage feedback and the inductor current feedback.

#### (a) PWM (Pulse Width Modulation) Control

The clock signal coming from OSC has a frequency of 1Mhz. When OSC sets the RS latch, the P-Channel MOSFET is turned ON and the N-Channel MOSFET is turned OFF. The opposite happens when the current comparator (Current Comp) resets the RS latch i.e. the P-Channel MOSFET is turned off and the N-Channel MOSFET is turned ON. Current Comp's output is a comparison of two signals, the current feedback control signal "SENSE" which is a voltage proportional to the current I<sub>L</sub>, and the voltage feedback control signal, FB.

# (b) SLLM<sup>TM</sup> (Simple Light Load Mode) Control

When the control mode is shifted by PWM from heavier load to lighter load or vice versa, the switching pulse is designed to turn OFF with the device held operating in normal PWM control loop. This allows linear operation without voltage drop or deterioration in transient response during the sudden load changes. Although the PWM control loop continues to operate with a SET signal from OSC and a RESET signal from Current Comp, it is so designed such that the RESET signal is continuously sent even if the load is changed to light mode where the switching is tuned OFF and the switching pulses disappear. Activating the switching discontinuously reduces the switching dissipation and improves the efficiency.




Figure 21. Diagram of Current Mode PWM Control




Figure 22. PWM Switching Timing Diagram




Figure 23. SLLM<sup>™</sup> Switching Timing Diagram

#### 2. Description of Functions

#### (1) Soft-Start Function

During start-up, the soft-start circuit gradually establishes the output voltage to limit the input current. This prevents the overshoot in the output voltage and inrush current.

#### (2) Shutdown Function

When EN terminal is set to "Low", the device operates in Standby Mode, and all the functional blocks such as reference voltage circuit, internal oscillator and drivers are turned to OFF. Circuit current during standby is  $0\mu A$  (Typ).

#### (3) UVLO Function

This circuit detects whether the supplied input voltage is sufficient to provide the output voltage of this IC. A hysteresis width of 50mV (Typ) is provided to prevent the output from chattering.





Figure 24. Soft-Start, Shutdown, UVLO Timing Chart

#### (4) Short-Circuit Protection with Time Delay Function

To protect the IC from breakdown, the short-circuit turns the output OFF when the internal current limiter is activated continuously for a fixed time (tlatch) or more. The output that is kept OFF may be turned ON again by restarting EN or by resetting UVLO.







Figure 25. Short-Circuit Protection with Time Delay Diagram

#### 3. Information on Advantages

Advantage 1: Offers fast transient response by using current mode control system.



Voltage drop due to sudden change in load was reduced.

Figure 26. Comparison of Transient Response

Advantage 2: Offers high efficiency for all load ranges.

#### (a) For lighter load:

This IC utilizes the current mode control called SLLM<sup>TM</sup>, which reduces various dissipations such as switching dissipation (P<sub>SW</sub>), gate charge/discharge dissipation (P<sub>GATE</sub>), ESR dissipation of output capacitor (P<sub>ESR</sub>) and ON-Resistance dissipation (P<sub>RON</sub>) that may otherwise cause reduction in efficiency.



Achieves efficiency improvement for lighter load.

# (b) For heavier load:

This IC utilizes the synchronous rectifying mode and uses low ON-Resistance power MOSFETs.

 $\left\{ \begin{array}{l} \text{ON-Resistance of High side MOSFET}: 60\text{m}\Omega(\text{Typ}) \\ \text{ON-Resistance of Low side MOSFET}: 55\text{m}\Omega(\text{Typ}) \end{array} \right.$ 



Achieves efficiency improvement for heavier load.

Offers high efficiency for all load ranges with the improvements mentioned above.




Figure 27. Efficiency

Advantage 3: • Supplied in smaller package due to small-sized power MOS FET.



- Required output capacitance, Co ,for current mode control: 22µF ceramic capacitor
- Required inductance, L, for the operating frequency of 1 MHz: 2.2μH inductor
- · Incorporates FET + Boot strap diode

Reduces mounting area requirement.






Figure 28. Example Application

#### 4. Setting the Output Voltage

Output voltage shifts step by step, depending on the bit setting, to control the overshoot/undershoot that happens when changing the setting of output voltage. A delay of 8 steps (Max) will occur from the bit switching until output voltage reaches the setting value.




#### (a) Switching 2 bits synchronously




About 10µs from bit switching

# (c) Switching the bit during counting



## (b) Switching 2 bits with the time lag



About 10µs from switching the last bit

Figure 29. Timing Diagram of Setting the Output Voltage

It is possible to set the output voltage by setting VID<0> to <1> 0 or 1, as shown in the table below. By default, VID<1:0> terminal is set to (0,0) by the high impedance pull down resistor inside the IC. By pulling up/down the resistor for about  $10k\Omega$ , the default value can be changed.

Diagram 1. Table of Output Voltage Setting

VID<1>	VID<0>	V <sub>OUT</sub>		
0	0	Vоит		
0	1	0.9 x <b>V</b> <sub>ОUТ</sub>		
1	0	1.1 x V <sub>ОUТ</sub>		
1	1	1.2 x V <sub>ОUТ</sub>		

(Note)

After  $10\mu s(Max)$  from the bit change,  $V_{OUT}$  starts to change.

Required time for one step (10% shift of  $V_{OUT}$ ) of  $V_{OUT}$  is  $10\mu s(Max)$ .

From bit switching until the output voltage reaches the setting value, a delay of t<sub>VID</sub> (Max)=0.04ms will occur.

#### 5. Switching Regulator Efficiency

Efficiency  $\eta$  may be expressed by the equation shown below:

$$\eta = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}} \times 100 = \frac{P_{OUT}}{P_{IN}} \times 100 = \frac{P_{OUT}}{P_{OUT} + P d\alpha} \times 100 \quad [\%]$$

Efficiency may be improved by reducing the switching regulator power dissipation factors Pdα as follows:

Dissipation factors:

(1) ON-Resistance Dissipation of Inductor and FET: Pd(I<sup>2</sup>R)

$$Pd(I^2R) = I_{OUT}^2 \times (R_{COIL} + R_{ON})$$

where

 $R_{COIL}$  is the DC Resistance of inductor.

 $R_{ON}$  is the ON-Resistance of FET.

 $I_{OUT}$  is the Output current.

(2) Gate Charge/Discharge Dissipation : Pd(Gate)

$$Pd(Gate) = C_{gs} \times f \times V^2$$

where:

 $C_{gs}$  is the Gate capacitance of FET.

f is the Switching frequency.

V is the Gate driving voltage of FET.

(3) Switching Dissipation: Pd(SW)

$$Pd(SW) = \frac{{V_{IN}}^2 \times C_{RSS} \times I_{OUT} \times f}{I_{DRIVE}}$$

where:

 $C_{RSS}$  is the Reverse transfer capacitance of FET.

*IDRIVE* is the Peak current of gate.

(4) ESR Dissipation of Capacitor : Pd(ESR)

$$Pd(ESR) = I_{RMS}^{2} \times ESR$$

where

 $I_{RMS}$  is the Ripple current of capacitor.

ESR is the Equivalent series resistance.

(5) Operating Current Dissipation of IC: Pd(IC)

$$Pd(IC) = V_{IN} \times I_{CC}$$


where:

Icc is the Circuit current.

#### 6. Consideration on Permissible Dissipation and Heat Generation

Since this IC functions with high efficiency without significant heat generation in most applications, no special consideration is needed on permissible dissipation or heat generation. In case of extreme conditions, (such as lower input voltage, higher output voltage, heavier load, and/or higher temperature), the permissible dissipation and/or heat generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON-Resistance of FET are considered. This is because the conduction losses are the most significant among other dissipation mentioned above including gate charge/discharge dissipation and switching dissipation.



- ① 4 layers (Copper foil area : 5505mm²) copper foil in each layers. θj-a=35.1°C/W
- ②4 layers (1st and 4th copper foil area: 10.29m²) (2nd and 3rd copper foil area: 5505m²) θj-a=56.6°C/W
- 31 layer (Copper foil area : 10.29m²) θj-a=178.6°C/W
- ④ IC only. θj-a=367.6°C/W

$$P = I_{OUT}^2 \times R_{ON}$$

$$R_{ON} = D \times R_{ONH} + (1 - D)R_{ONL}$$

#### Where:

D is the ON duty (=Vout/Vcc).  $R_{ONH}$  is the ON-Resistance of Highside MOSFET.  $R_{ONL}$  is the ON-Resistance of Lowside MOSFET.  $I_{OUT}$  is the Output current.

Figure 30. Thermal Derating Curve (VQFN020V4040)

If Vcc=3.3V, Vout=1.8V, Ronh=60m
$$\Omega$$
, Ronl=55m $\Omega$  lout=4A 
$$D = V_{OUT} / V_{CC} = 1.8 / 3.3 = 0.545$$
 
$$R_{ON} = 0.545 \times 0.06 + (1 - 0.545) \times 0.55$$
 
$$= 0.0327 + 0.0250$$
 
$$= 0.0577 \quad [\Omega]$$
 
$$P = 4^2 \times 0.0577 = 0.2309 \quad [W]$$

Since R<sub>ONH</sub> is greater than R<sub>ONL</sub> in this IC, the dissipation increases as the ON duty time increases. Taking into consideration the dissipation as shown above, thermal design must be carried out with allowable sufficient margin.

#### 7. Selection of Components Externally Connected

#### (1) Selection of Inductor (L)




Figure 31. Output Ripple Current

The inductance significantly affects the output ripple current. As seen in the equation (1), the ripple current decreases as the inductor and/or switching frequency increases.

$$\Delta I_L = \frac{(V_{CC} - V_{OUT}) \times V_{OUT}}{L \times V_{CC} \times f} \qquad [A] \qquad \cdot \quad \cdot \quad (1)$$

Appropriate ripple current at output should be  $\pm 20\%$  of the maximum output current.

$$\Delta I_L = 0.2 \times I_{OUTMax}$$
 [A] ...(2)

$$L = \frac{(V_{CC} - V_{OUT}) \times V_{OUT}}{\Delta I_L \times V_{CC} \times f} \qquad [H] \qquad \cdot \qquad \cdot (3)$$

where:

 $\Delta I_L$  is the Output ripple current. f is the Switching frequency.

Note: Current exceeding the current rating of the inductor results in magnetic saturation of the inductor, which decreases efficiency. The inductor must be selected allowing sufficient margin with which peak current may not exceed its current rating.

If  $V_{CC}$  =5.0V,  $V_{OUT}$ =1.2V, f=1MHz,  $\Delta I_{L}$ =0.2x3A=0.6A, for example, (BD91361MUV)

$$L = \frac{(5.0 - 1.2) \times 1.2}{0.6 \times 5 \times 1M} = 1.52 \mu \to 2.0 \quad [\mu H]$$

Note: Select an inductor with low resistance (such as DCR and ACR) to minimize inductor dissipation for better efficiency.

#### (2) Selection of Output Capacitor (Co)




Figure 32. Output Capacitor

Output capacitor should be selected with the consideration on the stability region and the equivalent series resistance required to minimize ripple voltage.

Output ripple voltage is determined by the equation (4):

$$\Delta V_{OUT} = \Delta I_L \times ESR$$
 [V] · · · (4)

where:

 $\Delta I_L$  is the Output ripple current.

ESR is the Equivalent series resistance of output capacitor.

Note: Rating of the capacitor should be determined by allowing sufficient margin against output voltage. A  $22\mu F$  to  $100\mu F$  ceramic capacitor is recommended. Less ESR allows reduction in output ripple voltage.

#### (3) Selection of Input Capacitor (CIN)




Figure 33. Input Capacitor

Input capacitor must be a low ESR capacitor with capacitance sufficient to cope with high ripple current to prevent high transient voltage.

The ripple current I<sub>RMS</sub> is given by the equation (5):

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{OUT}(V_{CC} - V_{OUT})}}{V_{CC}} \qquad [A] \qquad \cdot \quad \cdot \quad (5)$$

< Worst case > I<sub>RMSMax</sub>

$$V_{\text{CC}} = 2 \times V_{\text{OUT}}, I_{\text{RMS}} = \frac{I_{\text{OUT}}}{2}$$


If  $V_{CC}$ =3.3V,  $V_{OUT}$ =1.8V, and  $I_{OUTMax}$ =3A, (BD91361MUV)

$$I_{RMS} = 3 \times \frac{\sqrt{1.8(3.3 - 1.8)}}{3.3} = 1.49$$
  $[A_{RMS}]$ 

A low ESR  $22\mu F/10V$  ceramic capacitor is recommended to reduce ESR dissipation of input capacitor for better efficiency.

# (4) Calculating Rith, Cith for Phase Compensation

Since the Current Mode Control is designed to limit a inductor current, a pole (phase lag) appears in the low frequency area due to a CR filter consisting of a output capacitor and a load resistance, while a zero (phase lead) appears in the high frequency area due to the output capacitor and its ESR. Therefore, the phases are easily compensated by adding a zero to the power amplifier output with C and R as described below to cancel a pole at the power amplifier.




$$fp = \frac{1}{2\pi \times R_O \times C_O}$$

$$f_{Z(ESR)} = \frac{1}{2\pi \times ESR \times C_O}$$

#### Pole at power amplifier

When the output current decreases, the load resistance Ro increases and the pole frequency decreases.

$$fp_{(Min)} = \frac{1}{2\pi \times R_{OMax} \times C_O} \qquad [Hz] \leftarrow with \ lighter load$$
 
$$fp_{(Max)} = \frac{1}{2\pi \times R_{OMin} \times C_O} \qquad [Hz] \leftarrow with \ heavier load$$




#### Zero at power amplifier

Increasing capacitance of the output capacitor lowers the pole frequency while zero frequency does not change. (This is because when the capacitance is doubled, the capacitor ESR is reduced to half.)

$$f_{Z\left(Amp\right)} = \frac{1}{2\pi \times R_{ITH} \times C_{ITH}}$$

Figure 35. Error Amp Phase Compensation Characteristics



Stable feedback loop may be achieved by canceling the pole fp(Min) produced by the output capacitor and the load resistance. This is done by using CR zero correction of the error amplifier.

$$f_{Z(Amp)} = f_{P(Min)}$$

$$\rightarrow \frac{1}{2\pi \times R_{ITH} \times C_{ITH}} = \frac{1}{2\pi \times R_{OMAX} \times C_O}$$

(5) Setting the Output Voltage

The output voltage VouT is determined by the equation (6):

$$V_{OUT} = (R_2 / R_1 + 1) \times V_{ADJ} \cdot \cdot \cdot (6)$$

Where:

V<sub>ADJ</sub>: Voltage at ADJ terminal (0.8V Typ)

The required output voltage may be determined by adjusting R<sub>1</sub> and R<sub>2</sub>.




Figure 37. Determination of Output Voltage

Adjustable output voltage range: 0.8V to 3.3V

Use 1  $k\Omega$  to 100  $k\Omega$  resistor for  $R_1$ . If the resistance is higher than 100  $k\Omega$ , carefully check the assembled set for ripple voltage etc.

The lower limit of input voltage depends on the output voltage.

Basically, the recommended operating condition is

$$V_{CCMin}\!=\!V_{OUT}+1.2V$$

Figure 38. shows the necessary output current value at the lower limit of input voltage. (DCR of inductor :  $20m\Omega$ ) This data is the characteristic value, so it' doesn't guarantee the operation range.





Figure 38. Minimum Input Voltage in Each Output Voltage

# 8. BD91361MUV Cautions on PC Board Layout






Figure 39. Layout Diagram

- (1) Layout the input ceramic capacitor  $C_{IN}$  as close as possible to the PVCC and PGND pins, and the output capacitor  $C_{O}$  as close as possible to the PGND pin.
- (2) Layout Cith and Rith between the pins ITH and GND as near as possible with the shortest possible trace.

Note: VQFN020V4040 (BD91361MUV) has thermal PAD on the reverse of the package.

The package thermal performance may be enhanced by bonding the PAD to GND plane which occupies a large area of the PCB.

9. Recommended Components Lists on above Application

Symbol	Part	Value		Manufacturer	Series
L	Coil	2.0µH		Sumida	CDR6D28MNNP-2R0NC
CIN	Ceramic capacitor	22µF		Murata	GRM32EB11A226KE20
Со	Ceramic capacitor	22µF		Murata	GRM31CB30J226KE18
Сітн	Ceramic capacitor	V <sub>OUT</sub> =1.2V	1000pF	Murata	GRM18 Series
Rith	Resistance	V001=1.2V	6.8kΩ	Rohm	MCR03 Series
Cf	Ceramic capacitor	1000 pF		Murata	GRM18 Series
Rf	Resistance	10Ω		Rohm	MCR03 Series
C <sub>BST</sub>	Ceramic capacitor	0.1µF		Murata	GRM18 Series

Note: The parts list presented above is an example of recommended parts. Although the parts are standard, actual circuit characteristics should be carefully checked on your application before use. Be sure to allow a sufficient margin to accommodate variations between external devices and this IC when employing the depicted circuit with other circuit constants modified. Both static and transient characteristics should also be considered in establishing these margins. When switching noise is significant and may affect the system, a low pass filter should be inserted between the VCC and PVCC pins, and a schottky barrier diode or snubber established between the SW and PGND pins.

# I/O Equivalent Circuit




Figure 40. I/O Equivalent Circuit

# **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

#### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

#### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

#### 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

#### 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

#### 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

#### 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

# **Operational Notes - continued**

#### 11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

#### 12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 41. Example of monolithic IC structure

# 13. Thermal Shutdown Circuit(TSD)


This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.


# 14. Selection of Inductor

It is recommended to use an inductor with a series resistance element (DCR)  $0.1\Omega$  or less. Especially, note that use of a high DCR inductor will cause an inductor loss, resulting in decreased output voltage. Should this condition continue for a specified period (soft start time + timer latch time), output short circuit protection will be activated and output will be latched OFF. When using an inductor over  $0.1\Omega$ , be careful to ensure adequate margins for variation between external devices and this IC, including transient as well as static characteristics. Furthermore, in any case, it is recommended to start up the output with EN after supply voltage is within.

# **Ordering Information**



# **Marking Diagram**



**Physical Dimension, Tape and Reel Information** Package Name VQFN020V4040 4.  $0\pm0.1$  $0\pm0$ Q 1PIN MARK OMAX 22)  $0.02^{+0}_{-0}$ 0. 08 S (0) 2.  $1\pm0.1$ C0. 2 20  $0.4\pm0.1$ 5 16 15 11 (UNIT: mm) 1. 0 PKG: VQFN020V4040  $0.\ \ 2\ 5\ ^{+0.}_{-0.}\ \ ^{0\ 5}_{0\ 4}$ 0. 5 Drawing No. EX474-5001-1 <Tape and Reel information> Tape Embossed carrier tape 2500pcs Quantity Direction The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand of feed 0 ō 0 0 Direction of feed 1pin

\*Order quantity needs to be multiple of the minimum quantity.

Reel

# **Revision History**

Date	Revision	Changes	
02.Mar.2012	001	New Release	
06.Oct.2014	002	Applied the ROHM Standard Style and improved understandability.	

# **Notice**

#### **Precaution on using ROHM Products**

Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA	
CLASSⅢ	CLASSⅢ	CLASS II b	CLASSIII	
CLASSIV	CLASSIII	CLASSⅢ	CLASSIII	

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### **Precautions Regarding Application Examples and External Circuits**

- If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

# **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

# **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

lotice – WE Rev.001