
MITSUBISHI SEMICONDUCTOR < Dual-In-Line Package Intelligent Power Module


PS21765

INSULATED TYPE



# APPLICATION

AC100V~200V three-phase inverter drive for small power motor control.



## **MAXIMUM RATINGS** (Tj = $25^{\circ}$ C, unless otherwise noted) **INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-NU, NV, NW	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-NU, NV, NW	500	V
VCES	Collector-emitter voltage		600	V
±IC	Each IGBT collector current	Tc = 25°C	20	A
±IСР	Each IGBT collector current (peak)	Tc = 25°C, less than 1ms	40	A
Pc	Collector dissipation	Tc = 25°C, per 1 chip	76.9	W
Tj	Junction temperature		-20~+150	°C


## CONTROL (PROTECTION) PART

Symbol	Parameter	Condition	Ratings	Unit
Vd	Control supply voltage	Applied between VP1-VNC, VN1-VNC	20	V
Vdb	Control supply voltage	Applied between VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	20	V
VIN	Input voltage	Applied between UP, VP, WP, UN, VN, WN- VNC	-0.5~VD+0.5	V
VFO	Fault output supply voltage	Applied between FO-VNC	-0.5~VD+0.5	V
IFO	Fault output current	Sink current at Fo terminal	1	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD+0.5	V

## TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
VCC(PROT)	Self protection supply voltage limit (short circuit protection capability)	$V_D = 13.5 \sim 16.5 V$ , Inverter part T <sub>j</sub> = 125°C, non-repetitive, less than 2 $\mu$ s	400	V
Tc	Module case operation temperature	(Note 1)	-20~+100	°C
Tstg	Storage temperature		-40~+125	°C
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, All pins to heat-sink plate	2500	Vrms

Note 1 : Tc measurement point





# **PS21765**

## **TRANSFER-MOLD TYPE INSULATED TYPE**

#### THERMAL RESISTANCE

Cumhal	Devenator	Condition		Limits		
Symbol Parameter		Condition		Тур.	Max.	Unit
Rth(j-c)Q	Junction to case thermal	Inverter IGBT part (per 1/6 module)	—	_	1.3	°C/W
Rth(j-c)F	resistance (Note 2)	Inverter FWD part (per 1/6 module)		_	3.0	°C/W

Note 2 : Grease with good thermal conductivity should be applied evenly with about +100µm~+200µm on the contacting surface of DIP-IPM

and heat-sink. The contacting thermal resistance between DIP-IPM case and heat sink (Rth(c-f)) is determined by the thickness and the thermal con-ductivity of the applied grease. For reference, Rth(c-f) (per 1/6 module) is about 0.3°C/W when the grease thickness is 20µm and the thermal conductivity is 1.0W/m·k

#### **ELECTRICAL CHARACTERISTICS** (Tj = $25^{\circ}$ C, unless otherwise noted) **INVERTER PART**

Cumhal	Devementer	Parameter Condition		Limits			Unit
Symbol	Parameter			Min.	Тур.	Max.	Unit
	Collector-emitter saturation	VD = VDB = 15V IC = 20A, Tj = 25°C		—	1.60	2.10	V
VCE(sat) voltage	VIN = 5V	IC = 20A, Tj = 125°C	—	1.70	2.20	V	
VEC	FWDi forward voltage	$T_j = 25^{\circ}C, -IC = 20A, VIN = 0V$		—	1.50	2.00	V
ton		Vcc = 300V, Vd = Vdb = 15V		0.70	1.30	1.90	μs
trr				—	0.30	—	μs
tc(on)	Switching times	IC = 20A, Tj = 125°C, VIN = $0 \leftrightarrow 5V$		—	0.50	0.80	μs
toff		Inductive load (upper-lower arm)		—	1.30	1.90	μs
tc(off)					0.40	0.60	μs
ICES	Collector-emitter cut-off		$T_j = 25^{\circ}C$	—		1	mA
current		VCE = VCES	Tj = 125°C	—	—	10	

#### **CONTROL (PROTECTION) PART**

Cumphiel	Devementer	Condition		Condition					Unit
Symbol	Parameter	Condition			Min.	Тур.	Max.	Unit	
		VD = VDB = 15V	Total of	f Vp1-Vnc, Vn1-	VNC	—	—	7.00	mA
	VIN = 5V	VUFB-V	UFS, VVFB-VVF	s, Vwfb-Vwfs	—	—	0.55	mA	
ID	Circuit current	VD = VDB = 15V	Total of	f Vp1-VNC, VN1-	VNC	—	_	7.00	mA
	VIN = 0V	VUFB-V	UFS, VVFB-VVF8	s, Vwfb-Vwfs	—	—	0.55	mA	
VFOH	Fault output voltage	Vsc = 0V, Fo terminal pull-up to 5V with $10k\Omega$			4.9	—	—	V	
VFOL	Fault output voltage	VSC = 1V, IFO = 1mA			—	—	0.95	V	
VSC(ref)	Short circuit trip level	Tj = 25°C, VD = 15V (Note 3)			0.43	0.48	0.53	V	
lin	Input current	VIN = 5V	VIN = 5V			1.0	1.5	2.0	mA
UVDBt			Trip level		10.0	_	12.0	V	
UVDBr	Control supply under-voltage	Ti≤ 125°C		Reset level		10.5	—	12.5	V
UVDt	protection	1]≤125°€	Trip level		10.3	_	12.5	V	
UVDr				Reset level		10.8	—	13.0	V
tFO	Fault output pulse width	CFO = 22nF			(Note 4)	1.0	1.8	—	ms
Vth(on)	ON threshold voltage	Applied between UP, VP, WP, UN, VN, WN-VNC			_	2.3	2.6	V	
Vth(off)	OFF threshold voltage				0.8	1.4	_	V	
Vth(hys)	ON/OFF threshold hysteresis voltage				0.5	0.9	—	V	

Note 3: Short circuit protection is functioning only at the low-arms. Please select the external shunt resistance such that the SC trip-level is less than 2.0 times of the current rating.


4: Fault signal is output when the low-arms short circuit or control supply under-voltage protective functions works. The fault output pulse-width tFO depends on the capacitance of CFO according to the following approximate equation :  $CFO = 12.2 \times 10^{-6} \times tFO$  [F].



#### **MECHANICAL CHARACTERISTICS AND RATINGS**

Deremeter	Com	Limits			Unit	
Parameter	Condition			Тур.	Max.	Unit
Mounting torque	Mounting screw : M3 Recommended : 0.78 N·m		0.59	—	0.98	N∙m
Weight			—	21	—	g
Heat-sink flatness		(Note 5)	-50	_	100	μm

#### Note 5 · Elatness measurement position



#### **RECOMMENDED OPERATION CONDITIONS**

Cumhal	Deverseter	Condition		Reco	mmended	nmended value	
Symbol	Parameter	Condition	1	Min.	Тур.	Max.	Unit
Vcc	Supply voltage	Applied between P-NU, NV, NW		0	300	400	V
Vd	Control supply voltage	Applied between VP1-VNC, VN1-	VNC	13.5	15.0	16.5	V
Vdb	Control supply voltage	Applied between VUFB-VUFS, VV	FB-VVFS, VWFB-VWFS	13.0	15.0	18.5	V
$\Delta V$ d, $\Delta V$ db	Control supply variation			-1	_	1	V/µs
tdead	Arm shoot-through blocking time	For each input signal, $T_c \le 100^{\circ}C$					μs
fpwm	PWM input frequency	$T_c \le 100^{\circ}C, T_j \le 125^{\circ}C$			—	20	kHz
IO Output r.m.s. current	VCC = 300V, VD = VDB = 15V,	fpwm = 5kHz	_	_	14.0		
	Output r.m.s. current	P.F = 0.8, sinusoidal PWM Tc $\leq$ 100°C, Tj $\leq$ 125°C (Note 6)	fpwm = 15kHz	_	_	13.0	Arms
PWIN(on)			(Note 7)	0.3	—	_	
		$200 \le VCC \le 350V,$ $13.5 \le VD \le 16.5V,$	Below rated current	1.4	_	_	
PWIN(off) Minimum input pulse width	$13.0 \le VDB \le 18.5V,$ -20°C $\le Tc \le 100°C,$	Between rated current and 1.7 times of rated current	2.5	_	_	μs	
		N-line wiring inductance less than 10nH (Note 8)	Between 1.7 times and 2.0 times of rated current	3.0	_	_	
VNC	VNC voltage variation	Between VNC-NU, NV, NW (including surge)			—	5.0	V
Tj	Junction temperature			-20	—	125	°C

Note 6: The allowable r.m.s. current value depends on the actual application conditions.
7: Input signal with ON pulse width less than PWIN(on) might make no response.
8: IPM might make delayed response (less than about 2µsec) or no response for the input signal with off pulse width less than PWIN(off). Please refer Fig. 2 about delayed response and Fig. 6 about N-line inductance.







Fig. 2 ABOUT DELAYED RESPONSE AGAINST SHORTER INPUT OFF SIGNAL THAN PWIN (off) (P side only)

## Fig. 3 THE DIP-IPM INTERNAL CIRCUIT






Broken line ··· off pulse width > PWIN(off) : turn on time to Broken line ··· off pulse width < PWIN(off) : turn on time to

## Fig. 4 TIMING CHARTS OF THE DIP-IPM PROTECTIVE FUNCTIONS


[A] Short-Circuit Protection (Lower-arms only with the external shunt resistor and CR filter)

- a1. Normal operation : IGBT ON and carrying current.
- a2. Short circuit current detection (SC trigger).
- a3. IGBT gate hard interruption.
- a4. IGBT turns OFF.
- a5. FO timer operation starts : The pulse width of the FO signal is set by the external capacitor CFO.
- a6. Input "L" : IGBT OFF.
- a7. Input "H"
- a8. IGBT OFF state in spite of input "H".



#### [B] Under-Voltage Protection (Lower-arm, UVD)


- b1. Control supply voltage rising : After the voltage level reaches UVDr, the circuits start to operate when next input is applied. b2. Normal operation : IGBT ON and carrying current.
- b3. Under voltage trip (UVDt).
- b4. IGBT turns OFF in spite of control input condition.
- b5. Fo operation starts. b6. Under voltage reset (UVDr).
- b7. Normal operation : IGBT ON and carrying current.






#### [C] Under-Voltage Protection (Upper-arm, UVDB)

- c1. Control supply voltage rises : After the voltage level reaches UVDBr, the circuits start to operate. c2. Protection circuit state reset : IGBT ON and carrying current.
- c3. Normal operation : IGBT ON and carrying current.
- c4. Under-voltage trip (UVDBt).c5. IGBT OFF inspite of control input condition, but there is no Fo signal output.
- c6. Under-voltage reset (UVDBr).
- c7. Normal operation : IGBT ON and carrying current.




#### Fig. 5 RECOMMENDED MCU I/O INTERFACE CIRCUIT




Note : RC coupling at each input (parts shown dotted) may change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The DIP-IPM input signal section integrates a 2.5kΩ(min) pull-down resistor. Therefore, when using a external filtering resistor, care must be taken to satisfy the turn-on threshold voltage requirement.

#### Fig. 6 RECOMMENDED WIRING AROUND THE SHUNT RESISTOR





#### Fig. 7 TYPICAL DIP-IPM APPLICATION CIRCUIT EXAMPLE



C1: Tight tolerance temp-compensated electrolytic type C2,C3: 0.22~2µF R-category ceramic capacitor for noise filtering

- Note 1 : Input drive is High-active type. There is a 2.5kΩ(Min.) pull-down resistor integrated in the IC input circuit. To prevent malfunction, the wiring of each input should be as short as possible. When using RC coupling circuit, make sure the input signal level meet the turn-on and turn-off threshold voltage.
  - : Thanks to HVIC inside the module, direct coupling to MCU without any opto-coupler or transformer isolation is possible. 2 3 : Fo output is open drain type. It should be pulled up to the positive side of a 5V power supply by a resistor of about  $10k\Omega$
  - Fo output pulse width is determined by the external capacitor (CFO) between CFO and VNC terminals (e.g CFO = 22nF → tFO = 1.8ms (tvp.))

  - : To prevent erroneous protection, the wiring of A, B should be as short as possible. : The time constant R1C5 of the protection circuit should be selected in the range of 1.5-2µs. SC interrupting time might vary with the 5 wiring pattern. Tight tolerance, temp-compensated type is recommended for R1, C5.
  - : All capacitors should be mounted as close to the terminals of the DIP-IPM as possible. (C1: good temperature, frequency character-6
  - istic electrolytic type, and C2, C3: good temperature, frequency and DC bias characteristic ceramic type are recommended.) 7 :To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 terminals should be as short as possible.
  - Generally a 0.1-0.22µF snubber between the P-N1 terminals is recommended. : It is recommended to insert a Zener diode (24V/1W) between each pair of control supply terminals to prevent surge destruction. 8
  - : If control GND is connected to power GND by broad pattern, it may cause malfunction by power GND fluctuation. It is recommended 9 to connect control GND and power GND at only a point.
  - 10 : The reference voltage Vref of comparator should be set up the same rating of short circuit trip level (Vsc(ref): min.0.43V to max.0.53V). 11 : OR logic output high level should exceed the maximum short circuit trip level (Vsc(ref): max.0.53V).

