

# FDW2516NZ

## Common Drain N-Channel 2.5V specified PowerTrench® MOSFET

### General Description



This dual N-Channel MOSFET has been designed using Fairchild Semiconductor's advanced PowerTrench process to optimize the  $R_{DS(ON)}$  @  $V_{GS} = 2.5\text{V}$  on special TSSOP-8 lead frame with all the drains on one side of the package.

### Applications

- Li-Ion Battery Pack

### Features

- 5.8 A, 20 V       $R_{DS(ON)} = 30\text{ m}\Omega$  @  $V_{GS} = 4.5\text{ V}$   
 $R_{DS(ON)} = 40\text{ m}\Omega$  @  $V_{GS} = 2.5\text{ V}$
- Isolated source and drain pins
- ESD protection diode (note 3)
- High performance trench technology for extremely low  $R_{DS(ON)}$  @  $V_{GS} = 2.5\text{ V}$
- Low profile TSSOP-8 package



### Absolute Maximum Ratings

$T_A=25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Ratings	Units
$V_{DSS}$	Drain-Source Voltage	20	V
$V_{GSS}$	Gate-Source Voltage	$\pm 12$	V
$I_D$	Drain Current – Continuous – Pulsed	5.8 20	A
	(Note 1a)		
$P_D$	Power Dissipation for Single Operation (Note 1a) (Note 1b)	1.6 1.1	W
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150	°C

### Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	77	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1b)	114	°C/W

### Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
2516NZ	FDW2516NZ	13"	12mm	3000 units

## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	20			V
$\Delta BV_{DSS}$ $\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		10		$\text{mV}/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}$ , $V_{GS} = 0 \text{ V}$			1	$\mu\text{A}$
$I_{GSS}$	Gate–Body Leakage	$V_{GS} = \pm 12 \text{ V}$ , $V_{DS} = 0 \text{ V}$			$\pm 10$	$\mu\text{A}$
<b>On Characteristics</b> (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$	0.6	1.0	1.5	V
$\Delta V_{GS(th)}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-0.3		$\text{mV}/^\circ\text{C}$
$R_{DS(on)}$	Static Drain–Source On–Resistance	$V_{GS} = 4.5 \text{ V}$ , $I_D = 5.8 \text{ A}$ $V_{GS} = 2.5 \text{ V}$ , $I_D = 5.0 \text{ A}$ $V_{GS} = 4.5 \text{ V}$ , $I_D = 5.8 \text{ A}$ , $T_J=125^\circ\text{C}$	25 32 33	30 40 43		$\text{m}\Omega$
$I_{D(on)}$	On–State Drain Current	$V_{GS} = 4.5 \text{ V}$ , $V_{DS} = 5 \text{ V}$	10			A
$g_{FS}$	Forward Transconductance	$V_{DS} = 5 \text{ V}$ , $I_D = 5.8 \text{ A}$		25		S
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 10 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$		745		pF
$C_{oss}$	Output Capacitance			205		pF
$C_{rss}$	Reverse Transfer Capacitance			115		pF
$R_G$	Gate Resistance	$V_{GS} = 15 \text{ mV}$ , $f = 1.0 \text{ MHz}$		1.6		$\Omega$
<b>Switching Characteristics</b> (Note 2)						
$t_{d(on)}$	Turn–On Delay Time	$V_{DD} = 10 \text{ V}$ , $I_D = 1 \text{ A}$ , $V_{GS} = 4.5 \text{ V}$ , $R_{GEN} = 6 \Omega$		9	17	ns
$t_r$	Turn–On Rise Time			6	11	ns
$t_{d(off)}$	Turn–Off Delay Time			15	28	ns
$t_f$	Turn–Off Fall Time			8	16	ns
$Q_g$	Total Gate Charge	$V_{DS} = 10 \text{ V}$ , $I_D = 5.8 \text{ A}$ , $V_{GS} = 5 \text{ V}$		9	12	nC
$Q_{gs}$	Gate–Source Charge			1.5		nC
$Q_{gd}$	Gate–Drain Charge			2.4		nC


## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted


Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Drain–Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain–Source Diode Forward Current			1.3		A
$V_{SD}$	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$ , $I_S = 1.3 \text{ A}$ (Note 2)		0.7	1.2	V
$t_{rr}$	Diode Reverse Recovery Time	$I_F = 5.8 \text{ A}$	17			nS
$Q_{rr}$	Diode Reverse Recovery Charge	$dI_F/dt = 100 \text{ A}/\mu\text{s}$ (Note 2)		5		nC

**Notes:**

1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 77°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper




b) 114°C/W when mounted on a minimum pad of 2 oz copper

Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.


## Typical Characteristics




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Gate-to-Source Voltage.**




**Figure 5. Transfer Characteristics.**




**Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.**


## Typical Characteristics




**Figure 7. Gate Charge Characteristics.**




**Figure 8. Capacitance Characteristics.**



**Figure 9. Maximum Safe Operating Area.**



**Figure 10. Single Pulse Maximum Power Dissipation.**



**Figure 11. Transient Thermal Response Curve.**

Thermal characterization performed using the conditions described in Note 1b.  
Transient thermal response will change depending on the circuit board design.