

3-phase controller with embedded drivers for the next GPU generation

Features

- 1, 2 or 3 selectable phase operation
- Phases self detection
- High current internal drivers
- Versatile solution: serial and parallel VID for output voltage setting
- Serial BUS interface for power manager and monitoring
- Automatic startup phase procedure
- Advanced IC and VRM thermal management to assure robust design and safe operation
- 5 V LDO regulator output to increases design flexibility.
- Adjustable and precise output voltage
- Full differential current sense across inductor
- Differential remote voltage sensing
- LSLess startup to manage pre-biased output
- Programmable overcurrent protection
- Adjustable switching frequency
- Enable signal
- VPQFN40 6x6 mm package with exposed pad


Applications

- Graphic card GPU supply
- High current DC-DC converters

Description

The device implements a one-to-three phases step-down controller with three integrated high current drivers in a compact 6x6 mm body package with exposed pad.

Output voltage can be selected trough serial and parallel VID up to 1.3500 V and managing D-VID with $\pm 2\%$ output voltage accuracy.



The device manages serial BUS communication to program power management functionalities as well as monitoring.

The device features automatic startup phase procedure and phases self detection for safe operation.

The controller embeds 5 V LDO regulator increasing design flexibility.

Advanced IC and VRM thermal management to assure robust design and safe operation.

The controller assures fast protection against load overcurrent and under / overvoltage.

L6788A is available in VPQFN 6 x 6 mm package.

Table 1. Device summary

Order code	Package	Packing
L6788A	VPQFN40	Tray
L6788ATR	VPQFN40	Tape and reel


Contents

1	Application circuit and block diagram	3
1.1	Principle application circuit	3
1.2	Block diagram	4
2	Pins description and connection diagram	5
2.1	Pin description	5
3	Maximum ratings	10
3.1	Thermal data	10
3.2	Absolute maximum ratings	10
4	Electrical specifications	11
4.1	Electrical characteristics	11
5	Mechanical data and package dimensions	16
6	Revision history	17

1 Application circuit and block diagram


1.1 Principle application circuit

Figure 1. Principle application circuit (a)



1.2 Block diagram


Figure 2. Block diagram



a. Refer to the application note for the reference schematic

2 Pins description and connection diagram

Figure 3. Pin connection (top view)



2.1 Pin description

Table 2. Pin description

Pin n°	Name	Description
1	BOOT1	Channel 1 HS driver supply. Connect through a capacitor (100 nF typ.) to PHASE1 Needed external bootstrap diode. The device implements Vin detections through this pin. See "vin detection" section for details. A small resistor in series to the boot diode helps in reducing Boot capacitor overcharge (see reference schematic).
2	UGATE1	Channel 1 HS driver output. It must be connected to the HS1 MOSFET gate. A small series resistors helps in reducing device-dissipated power.
3	POK	Power OK Open drain output sets free after soft start has finished and pulled low when triggering any latched protection (OVP, UVP, OCP average). Pull up to a voltage lower than 3.3 V (typ), if not used it can be left floating.
4	SCL	Serial BUS clock input.
5	SDA	Serial BUS data input.

Table 2. Pin description (continued)

Pin n°	Name	Description
6	VR_HOT/ EN	<p>Voltage regulator HOT / enable pin. Internally pulled up by 10 μA (typ) to 3.3 V. Multifunction pin to enable/disable the system (input-signal) and to provide the information about the warning temperature (output-signal).</p> <p>Forced low, the device stops operations with all MOSFETs OFF: all the latched protections are disabled. Removing the short on VR_HOT/EN pin, the device starts-up implementing soft-start and the voltage at the pin is clamped by the device at 1.5 V (typ). When a warning temperature is detected the device leaves the pin floating.</p> <p>Thermal monitoring enabled if $V_{CC} > UVLOVCC$ (See “thermal monitoring” section for details).</p> <p>VR_HOT/EN pin is set free when:</p> <ul style="list-style-type: none"> • Either TCS pin voltage overcomes the warning threshold voltage (see TCS pin for details). • Or T_{j_IC} Die temperature overcomes the die warning temperature (T_{HOT}) Where $T_{HOT} = T_{Shutdown} - T_{Delta}$ <p>Use a pull-up resistor in the range of 10 kΩ–30 kΩ when VR_HOT/EN pin is directly pulled up to 3.3 V. (see VR_HOT/EN pin voltage Electrical Characteristic table).</p> <p>Cycle this pin to recover latch from protections.</p>
7	VID1	Voltage identification pins. Internally pulled low by 10 μ A.
8	VID0	They allow programming output voltage from the 4-level “power play table” in PVID mode.
9	IREF	<p>Current reference pin.</p> <p>Internally fixed at 1.240 V, connecting a $R_{IREF} = 12.4\text{ k}\Omega$ (+/-0.1%) resistor vs. AGND allows setting 100 μA current that is mirrored into R1, R2, R3 pins in order to program the three power play table levels voltage. See “power play table level” section for details.</p>
10	R3	<p>Default “power play table” voltage setting pins.</p> <p>The device sources from each Rx pin the same constant current sourced from the IREF pin (</p>
11	R2	<p>Internally mirrored). As a consequence the Voltage between Rx pin and AGND is given by the following relationship: $VR_x = IREF * R_x = 100\ \mu A * R_x$, where IREF is the current programmed on IREF pin (100 μA). As soon as the ENABLE is released the device reads the Rx pin voltage and it stores these value. As a consequence if the power play table is re-written by serial BUS the analog values can not be recovered (voltage fixed by Rx resistor). See “power play table level” section for details.</p>
12	R1	
13	CS1-	<p>Channel 1 current sense negative input.</p> <p>Connect through a Rg resistor to the output-side of the channel 1 inductor.</p>
14	CS1+	<p>Channel 1 current sense positive input.</p> <p>Connect through an R-C filter to the phase-side of the channel 1 inductor.</p>
15	CS2-	<p>Channel 2 current sense negative input.</p> <p>Connect through a Rg resistor to the output-side of the channel 2 inductor. Still connect to V_{OUT} through Rg resistor when using 1-phase operation.</p>

Table 2. Pin description (continued)

Pin n°	Name	Description
16	CS2+	Channel 2 current sense positive input. Connect through an R-C filter to the phase-side of the channel 2 inductor. Short to V _{OUT} when using 1-Phase operation.
17	CS3-	Channel 3 current sense negative input. Connect through a R _g resistor to the output-side of the channel 3 inductor. Still connect to V _{OUT} through R _g resistor when using 1 or 2-phase operation.
18	CS3+	Channel 3 current sense positive input. Connect through an R-C filter to the phase-side of the channel 3 inductor. Short to V _{OUT} when using 1 or 2-phase operation.
19	FBRN	Feedback return. This pin is the ground return for remote sensing the output voltage. Connect directly to the point where the output voltage is to be regulated.
20	FB	Error amplifier inverting input pin. Connect with a resistor R _{FB} vs. V _{SEN} and with an RF - CF//CP vs. COMP pin. See reference schematic for more details. A current proportional to the load current can be sourced (in according to RT/DROOP pin status) from this pin in order to implement the droop effect. See “droop function” section for details.
21	COMP	Error amplifier output. Connect with an RF - CF//CP vs. FB pin.
22	AGND	Signal ground pin. All the internal references are referred to this pin. Connect it to the PCB signal ground (AGND).
23	VSEN	Output voltage monitor, manages OVP/UVP protections. Connect to the positive side of the load to perform remote sense. See “output voltage protections” section for more details.
24	RT/ DROOP	Operation frequency setting. Internally fixed at 1.240 V it allows programming the switching frequency F _{SW} of each channel. Frequency is programmed according to the R _{osc} resistor connected from the pin vs. AGND with a gain of 9 kHz/μA. Leaving the pin floating programs a switching frequency of 200 kHz per phase. The device uses this pin also to enable/disable the droop function. See “droop function” section for details.
25	IOUT/OCP	Output current indication and over current protection setting. The device sources from this pin a current proportional to the load current [(DCR/R _g)*I _{OUT}]. Connect a resistor from this pin to AGND to program the over current protection level. This pin is also used as output current indication. Voltage measured at this pin is proportional to the output current. External NTC can be used for temperature compensation of OCP and IOUT readings. See “over current protection” section for details.

Table 2. Pin description (continued)

Pin n°	Name	Description
26	MODE	Phase Number selection pin. The maximum voltage on mode pin has to be limited to 3.6 V. The voltage on MODE pin is used to select the number of phase used during normal operation. The device has an internal resistor divider in order to have 1.7 V on MODE pin when it is left floating. See “phase number selection” section for more details.
27	TCS	Temperature sense input pin. Connecting the PTC network between 5 VCC and AGND in order to generate on TCS pin a voltage proportional to the temperature. The device reads the TCS pin voltage and compare it with two thresholds in order to implements the warning and shutdown temperature action. See “thermal monitoring” section for details.
28	5VCC	5 VCC pin. The pin output is 5 V voltage with a minimum of 20 mAdc. The device supply the 5 VCC if VCC1_IC pin voltage is higher than 8 (typ). Filter the 5 VCC pin with a capacitor (470 nFMIN - 2.2 µF MAX) versus PGND.
29	UGATE3	Channel 3 HS driver output. It must be connected to the HS3 MOSFET gate. A small series resistors helps in reducing device-dissipated power.
30	BOOT3	Channel 3 HS driver supply. Connect through a capacitor (100 nF typ.) to PHASE3 Needed external bootstrap diode. The device implements Vin detections through this pin. see “vin detection” section for details. A small resistor in series to the boot diode helps in reducing Boot capacitor overcharge (see reference schematic).
31	PHASE3	Channel 3 HS driver return path. Connected to the HS3 MOSFET source and provides return path for the HS driver of channel 3.
32	LGATE3	Channel 3 LS driver output. Driver can support 12 V bus voltage. A small series resistor helps in reducing device-dissipated power.
33	VCC2_DR	LS driver supply. Driver can support 12 V bus voltage. Connect to 12 V_BUS and filter with RC network. (Suggested value: R = 2.2 /0805 size; C=2x1 µF MLCC capacitor vs. PGND).
34	UGATE2	Channel 2 HS driver output. It must be connected to the HS2 MOSFET gate. A small series resistors helps in reducing device-dissipated power.
35	BOOT2	Channel 2 HS driver supply. Connect through a capacitor (100 nF typ.) to PHASE2 Needed external bootstrap diode. The device implements Vin detections through this pin. See “vin detection” section for details. A small resistor in series to the boot diode helps in reducing Boot capacitor overcharge (see Reference schematic).
36	PHASE2	Channel 2 HS driver return path. Connected to the HS2 MOSFET source and provides return path for the HS driver of channel 2.
37	LGATE2	Channel 2 LS driver output. Driver can support 12 V bus voltage. A small series resistor helps in reducing device-dissipated power.

Table 2. Pin description (continued)

Pin n°	Name	Description
38	VCC1_IC	Device supply voltage pin. The operative supply voltage is 12 V \pm 10%. Connect to 12 V_BUS and filter with RC network (R = 2.2 /0603 size, and C=1x1 μ F MLCC capacitor vs. PGND).
39	LGATE1	Channel 1 LS driver output. Driver can support 12 V bus voltage. A small series resistor helps in reducing device-dissipated power.
40	PHASE1	Channel 1 HS driver return path. Connected to the HS1 MOSFET source and provides return path for the HS driver of channel 1.
41	PGND	Power ground pin (LS drivers return path). Connect to power ground plane. Exposed pad connects also the silicon substrate. As a consequence it makes a good thermal contact with the PCB to dissipate the power necessary to drive the external MOSFETs. Connect it to the power ground plane using 4.2x4.2 mm square area on the PCB and with sixteen vias to improve electrical and thermal conductivity.

3 Maximum ratings

3.1 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R_{thJA}	Thermal resistance junction to ambient (Device soldered on 2s2p PC board)	35	°C / W
R_{thJC}	Thermal resistance junction to case	1	°C / W
T_{MAX}	Maximum junction temperature	150	°C
T_{stg}	Storage temperature range	-40 to 150	°C
T_J	Junction temperature range	0 to 125	°C

3.2 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC1_IC}, V_{CC2_DR}	To PGNDx	15	V
$V_{BOOTx} - V_{PHASEx}$	Boot voltage	15	V
$V_{UGATEx} - V_{PHASEx}$		15	V
	LGATEx to PGND	-0.3 to $V_{CC}+0.3$	V
	5VCC to PGND	-0.3 to 7	V
	SCL, SDA to PGND	-0.3 to 5.5	V
	All other pins to PGND	-0.3 to 3.6	V
V_{PHASEx}	Negative peak voltage to PGND; $T < 400$ ns $V_{CC1_IC} = V_{CC2_DR} = 12$ V; $V_{BOOTx} = 8.5$ V	-8	V
	Positive peak voltage to PGND; $V_{CC1_IC} = V_{CC2_DR} = 15$ V; $V_{BOOTx} = 41$ V	26	V

4 Electrical specifications

4.1 Electrical characteristics

$V_{CC} = 12\text{ V} \pm 15\%$, $T_J = 25\text{ }^\circ\text{C}$ unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Supply voltages operating conditions						
V_{CC1_IC}	Device supply voltage		10.8	12	13.2	V
V_{CC2_DR}	LS driver supply voltage		10.8	12	13.2	V
$V_{sources}$ (VIN)	Conversion input voltage	$V_{source1} = V_{source2}$	10.8		13.2	V
$V_{source1}$ - $V_{source2}$	BOOTx supply current	Max difference between conversion input voltages (static condition)			2.4	V
Supply current and power-on						
I_{CC1_IC}	VCC1_IC supply current	UGATEx and LGATEx OPEN; $V_{CC1_IC}=V_{CC2_DR}=V_{BOOTx}=12\text{ V}$		25		mA
I_{CC2_DR}	VCC2_DR supply current	LGATEx = OPEN; $V_{CC1_IC}=V_{CC2_DR}= 12\text{ V}$		6		mA
I_{BOOTx}	BOOTx supply current	UGATEx = OPEN; PHASEx to PGND; $V_{CC1_IC}=V_{CC2_DR}=BOOTx=12\text{ V}$		2		mA
$UVLO_{VCC_IC}$	VCC1_IC turn-ON threshold	VCC1_IC rising; $V_{CC2_DR} = V_{CC1_IC}$		7		V
	VCC1_IC turn-OFF threshold	VCC1_IC falling; $V_{CC2_DR} = V_{CC1_IC}$		5.8		V
$UVLO_{5VCC}$	5VCC turn-ON threshold	5 VCC rising; $V_{CC1_IC}=V_{CC2_DR}>7$		3		V
	5VCC turn-OFF threshold	5 VCC falling; $V_{CC1_IC}=V_{CC2_DR}>7$		1		V
Oscillator, soft start time and inhibit						
F_{OSC}	Default value	RT = OPEN		200		kHz
	Programmability range	RT connected to AGND	200		800	kHz
T_{rp}	Soft start time	$V_{CC1_IC} = 12\text{ V}$; $5VCC = 5\text{ V}$; $V_{OUT}=1.350\text{ V}$; EN rising.		3	5	ms
VR_HOT/EN	ENABLE threshold	Input low			0.7	V
		Input high	1.3			V
	Pull-Up current	VR_HOT/EN to AGND		10		μA
	Voltage at VR_HOT/EN pin during normal operation	$I_{VR_HOT_EN} = 50\text{ }\mu\text{A}$ to $150\text{ }\mu\text{A}$; (current sunk by VR_HOT/EN)		1.5		V
ΔV_{osc}	Ramp amplitude			1.5		V
FAULT	Voltage at pin RT pin	OVP, UVP and OCP avg and thermal shutdown active		3.3		V

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Reference and DAC						
V _{OUT}	Output voltage accuracy	V _{OUT} > 0.800 V; R _{IREF} =12.4 kΩ	-2	-	2	%
I _{RX}	R _X source current	R _{IREF} = 12.4 kΩ resistor to AGND.		100		μA
V _{IREF}	IREF pin voltage	R _{IREF} = 12.4 kΩ resistor to AGND.		1.240		V
5VCC	Accuracy	I _{5VCC} = 2 mA to 20 mA; C = 1 μF to PGND.	-2.5		2.5	%
	Maximum output current	C = 1 μF to PGND.	25			mA
VID	VID threshold; PVID mode	Input low			0.7	V
		Input high	1.3			V
	Pull-down current	VIDx to 3.3 V		10		μA
Protections						
OCP _{AVG}	Over current threshold on total output current	I _{OUT} /OCP rising		1.700		V
I _{OCTH}	Over current threshold for each phase	I _{CSX} - rising; R _{IREF} = 12.4 kΩ resistor to AGND.		33		μA
OVP	Over voltage threshold	VSEN rising; % programmed reference voltage		140		%
UVP	Under voltage threshold	VSEN falling; % programmed reference voltage		50		%
Thermal monitor						
V _{TCS}	OT warning	TCS rising		1.500		V
	OT shut down	TCS rising		2.500		V
Soft-start end indicator						
V _{POK}	POK low voltage	I = -4 mA			0.4	V
Error amplifier						
A _O				100		dB
GBWP	Gain bandwidth product			15		MHz
SR	Slew rate	COMP = 10 pF to AGND		2		V/μs
Gate drivers						
I _{UGATEx}	High side source current	BOOTx-PHASEx = 12 V; C _{UGATEx} to PHASEx = 3.3 nF		1.5		A
R _{UGATEx}	High side sink resistance	BOOTx-PHASEx = 12 V;		2		Ω
I _{LGATEx}	Low side source current	VCC1_IC=VCC2_DR = 12 V; C _{LGATEx} to PGND = 5.6 nF		2		A
R _{LGATEx}	Low side sink resistance	VCC1_IC = VCC2_DR = 12 V;		1		Ω

Table 6. GPU table for SVID mode

STEP	VID5	VID4	VID3	VID2	VID1	VID0	VREF
1	0	0	0	0	0	0	1.3500
2	0	0	0	0	0	1	1.3375
3	0	0	0	0	1	0	1.3250
4	0	0	0	0	1	1	1.3125
5	0	0	0	1	0	0	1.3000
6	0	0	0	1	0	1	1.2875
7	0	0	0	1	1	0	1.2750
8	0	0	0	1	1	1	1.2650
9	0	0	1	0	0	0	1.2500
10	0	0	1	0	0	1	1.2375
11	0	0	1	0	1	0	1.2250
12	0	0	1	0	1	1	1.2125
13	0	0	1	1	0	0	1.2000
14	0	0	1	1	0	1	1.1875
15	0	0	1	1	1	0	1.1750
16	0	0	1	1	1	1	1.1650
17	0	1	0	0	0	0	1.1500
18	0	1	0	0	0	1	1.1375
19	0	1	0	0	1	0	1.1250
20	0	1	0	0	1	1	1.1125
21	0	1	0	1	0	0	1.1000
22	0	1	0	1	0	1	1.0875
23	0	1	0	1	1	0	1.0750
24	0	1	0	1	1	1	1.0650
25	0	1	1	0	0	0	1.0500
26	0	1	1	0	0	1	1.0375
27	0	1	1	0	1	0	1.0250
28	0	1	1	0	1	1	1.0125
29	0	1	1	1	0	0	1.0000
30	0	1	1	1	0	1	0.9875
31	0	1	1	1	1	0	0.9750
32	0	1	1	1	1	1	0.9650
33	1	0	0	0	0	0	0.9500

Table 6. GPU table for SVID mode (continued)

STEP	VID5	VID4	VID3	VID2	VID1	VID0	VREF
34	1	0	0	0	0	1	0.9375
35	1	0	0	0	1	0	0.9250
36	1	0	0	0	1	1	0.9125
37	1	0	0	1	0	0	0.9000
38	1	0	0	1	0	1	0.8875
39	1	0	0	1	1	0	0.8750
40	1	0	0	1	1	1	0.8650
41	1	0	1	0	0	0	0.8500
42	1	0	1	0	0	1	0.8375
43	1	0	1	0	1	0	0.8250
44	1	0	1	0	1	1	0.8125
45	1	0	1	1	0	0	0.8000
46	1	0	1	1	0	1	0.7875
47	1	0	1	1	1	0	0.7750
48	1	0	1	1	1	1	0.7650
49	1	1	0	0	0	0	0.7500
50	1	1	0	0	0	1	0.7375
51	1	1	0	0	1	0	0.7250
52	1	1	0	0	1	1	0.7125
53	1	1	0	1	0	0	0.7000
54	1	1	0	1	0	1	0.6875
55	1	1	0	1	1	0	0.6750
56	1	1	0	1	1	1	0.6650
57	1	1	1	0	0	0	0.6500
58	1	1	1	0	0	1	0.6375
59	1	1	1	0	1	0	0.6250
60	1	1	1	0	1	1	0.6125
61	1	1	1	1	0	0	0.6000
62	1	1	1	1	0	1	0.5875
63	1	1	1	1	1	0	0.5750
64	1	1	1	1	1	1	0.5625


Table 7. PVID mode table

VID1 (pin)	VID0 (pin)	Selected dynamic voltage table (DVT) level	Resistor strap
0	0	Level 1	R1
0	1	Level 2	R2
1	0	Level 3	R3
1	1	Level 4	R3

5 Mechanical data and package dimensions

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Figure 4. VFQFPN40 package mechanical data



6 Revision history

f
Table 8. Document revision history

Date	Revision	Changes
27-Jan-2009	1	Initial release
22-Jul-2009	2	Updated Figure 2 on page 4

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com