

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



PBSS4420D

20 V, 4 A NPN low V_{CEsat} (BISS) transistor Rev. 02 — 24 September 2008

Product data sheet

Product profile

1.1 General description

NPN low V_{CEsat} Breakthrough in Small Signal (BISS) transistor in a small SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

PNP complement: PBSS5420D.

1.2 Features

- Very low collector-emitter saturation resistance
- Ultra low collector-emitter saturation voltage
- 4 A continuous collector current
- Up to 15 A peak current
- High efficiency due to less heat generation

1.3 Applications

- Power management functions
- Charging circuits
- DC-to-DC conversion
- MOSFET gate driving
- Power switches (e.g. motors, fans)
- Thin Film Transistor (TFT) backlight inverter

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CEO}	collector-emitter voltage	open base	-	-	20	V
I _C	collector current		<u>[1]</u> -	-	4	Α
I _{CM}	peak collector current	single pulse; $t_p \le 1 \text{ ms}$	-	-	15	Α
R _{CEsat}	collector-emitter saturation resistance	$I_C = 4 \text{ A};$ $I_B = 400 \text{ mA}$	[2] _	50	70	mΩ

^[1] Device mounted on a ceramic Printed-Circuit Board (PCB), Al₂O₃, standard footprint.



^[2] Pulse test: $t_p \le 300 \ \mu s; \ \delta \le 0.02.$

2. Pinning information

Table 2. Pinning

	3		
Pin	Description	Simplified outline	Graphic symbol
1	collector	D. D. D.	4.0.5.0
2	collector	6 5 4	1, 2, 5, 6
3	base	0	3 —
4	emitter	1 12 13	1
5	collector		sym014
6	collector		5,

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PBSS4420D	SC-74	plastic surface-mounted package (TSOP6); 6 leads	SOT457

4. Marking

Table 4. Marking codes

Type number	Marking code
PBSS4420D	D4

5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CBO}	collector-base voltage	open emitter	-	20	V
V_{CEO}	collector-emitter voltage	open base	-	20	V
V_{EBO}	emitter-base voltage	open collector	-	5	V
I _C	collector current		<u>[1]</u> -	4	Α
I _{CM}	peak collector current	single pulse; $t_p \le 1 \text{ ms}$	-	15	Α
I _B	base current		-	8.0	Α
I _{BM}	peak base current	single pulse; $t_p \le 1 \text{ ms}$	-	2	Α
P _{tot}	total power dissipation	$T_{amb} \le 25 ^{\circ}C$	<u>[2]</u> _	360	mW
			[3] _	600	mW
			<u>[4]</u> _	750	mW
			[1] -	1.1	W
			[2][5]	2.5	W


PBSS4420D_2 © NXP B.V. 2008. All rights reserved.

20 V, 4 A NPN low V_{CEsat} (BISS) transistor

Table 5. Limiting values ...continued
In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
T _j	junction temperature		-	150	°C
T _{amb}	ambient temperature		-65	+150	°C
T _{stg}	storage temperature		-65	+150	°C

- [1] Device mounted on a ceramic PCB, Al₂O₃, standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- [3] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².
- [4] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm².
- [5] Operated under pulsed conditions: Duty cycle $\delta \le 10$ % and pulse width $t_p \le 10$ ms.



- (1) Ceramic PCB, Al₂O₃, standard footprint
- (2) FR4 PCB, mounting pad for collector 6 cm²
- (3) FR4 PCB, mounting pad for collector 1 cm²
- (4) FR4 PCB, standard footprint


Fig 1. Power derating curves

Thermal characteristics 6.


Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
uil() a)	thermal resistance from	in free air	<u>[1]</u> _	-	350	K/W
	junction to ambient		[2]	-	208	K/W
			[3] _	-	160	K/W
			[4] _	-	113	K/W
			[1][5]	-	50	K/W
R _{th(j-sp)}	thermal resistance from junction to solder point		-	-	45	K/W

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².
- Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm².
- Device mounted on a ceramic PCB, Al₂O₃, standard footprint.
- Operated under pulsed conditions: Duty cycle $\delta \leq 10$ % and pulse width $t_p \leq 10$ ms.




20 V, 4 A NPN low V_{CEsat} (BISS) transistor



FR4 PCB, mounting pad for collector 1 cm²

Fig 3. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values



FR4 PCB, mounting pad for collector 6 cm²

Fig 4. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

7. Characteristics


Table 7. Characteristics

 T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I_{CBO}	collector-base cut-off	$V_{CB} = 20 \text{ V}; I_{E} = 0 \text{ A}$	-	-	0.1	μΑ
	current	$V_{CB} = 20 \text{ V; } I_E = 0 \text{ A;}$ $T_j = 150 ^{\circ}\text{C}$	-	-	50	μΑ
I _{CES}	collector-emitter cut-off current	$V_{CE} = 20 \text{ V}; V_{BE} = 0 \text{ V}$	-	-	0.1	μΑ
I _{EBO}	emitter-base cut-off current	$V_{EB} = 5 \text{ V}; I_{C} = 0 \text{ A}$	-	-	0.1	μΑ
h _{FE}	DC current gain	$V_{CE} = 2 \text{ V}; I_{C} = 0.5 \text{ A}$	300	450	-	
		$V_{CE} = 2 \text{ V}; I_{C} = 1 \text{ A}$	[1] 300	430	-	
		$V_{CE} = 2 \text{ V}; I_{C} = 2 \text{ A}$	[<u>1</u>] 250	400	-	
		$V_{CE} = 2 \text{ V}; I_{C} = 4 \text{ A}$	<u>[1]</u> 200	310	-	
		$V_{CE} = 2 \text{ V}; I_{C} = 6 \text{ A}$	100	230	-	
V _{CEsat}		$I_C = 0.5 \text{ A}; I_B = 50 \text{ mA}$	-	30	50	mV
saturation voltage	$I_C = 1 A$; $I_B = 50 \text{ mA}$	-	60	90	mV	
		$I_C = 2 \text{ A}; I_B = 200 \text{ mA}$	-	110	150	mV
		$I_C = 4 \text{ A}; I_B = 400 \text{ mA}$	[1] -	200	280	mV
		$I_C = 6 \text{ A}; I_B = 600 \text{ mA}$	[1] -	300	420	mV
R _{CEsat}	collector-emitter saturation resistance	$I_C = 4 \text{ A}; I_B = 400 \text{ mA}$	[1] -	50	70	mΩ
V _{BEsat}	base-emitter saturation	$I_C = 0.5 \text{ A}; I_B = 50 \text{ mA}$	-	0.79	0.85	V
	voltage	$I_C = 1 A; I_B = 50 mA$	-	0.81	0.9	V
		$I_C = 1 \text{ A}; I_B = 100 \text{ mA}$	[1]	0.83	1	V
		$I_C = 4 \text{ A}; I_B = 400 \text{ mA}$	[1]	1.0	1.1	V
V_{BEon}	base-emitter turn-on voltage	$V_{CE} = 2 \text{ V}; I_{C} = 2 \text{ A}$	-	0.79	1	V
t _d	delay time	$V_{CC} = 12.5 \text{ V}; I_C = 3 \text{ A};$	-	12	-	ns
t _r	rise time	$I_{Bon} = 0.15 \text{ A};$	-	36	-	ns
t _{on}	turn-on time	$-I_{Boff} = -0.15 A$	-	48	-	ns
ts	storage time		-	230	-	ns
t _f	fall time		-	50	-	ns
t _{off}	turn-off time		-	280	-	ns
f _T	transition frequency	$V_{CE} = 10 \text{ V}; I_{C} = 0.1 \text{ A};$ f = 100 MHz	-	100	-	MHz
C _c	collector capacitance	$V_{CB} = 10 \text{ V}; I_E = i_e = 0 \text{ A};$ f = 1 MHz	-	60	-	pF

^[1] Pulse test: $t_p \le 300 \,\mu\text{s}$; $\delta \le 0.02$.


20 V, 4 A NPN low V_{CEsat} (BISS) transistor



 $V_{CE} = 2 V$


- (1) $T_{amb} = 100 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = -55 \, ^{\circ}C$

Fig 5. DC current gain as a function of collector current; typical values



T_{amb} = 25 °C


Fig 6. Collector current as a function of collector-emitter voltage; typical values



 $V_{CE} = 2 V$

- (1) $T_{amb} = -55 \,^{\circ}C$
- (2) T_{amb} = 25 °C
- (3) $T_{amb} = 100 \, ^{\circ}C$


Fig 7. Base-emitter voltage as a function of collector current; typical values



 $I_{\rm C}/I_{\rm B} = 20$

- (1) $T_{amb} = -55$ °C
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$

Fig 8. Base-emitter saturation voltage as a function of collector current; typical values




 $I_{\rm C}/I_{\rm B} = 20$

(1)
$$T_{amb} = 100 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \,^{\circ}C$$

(3) $T_{amb} = -55 \, ^{\circ}C$

Fig 9. Collector-emitter saturation voltage as a function of collector current; typical values




T_{amb} = 25 °C

(1)
$$I_C/I_B = 100$$

(2)
$$I_C/I_B = 50$$

(3) $I_C/I_B = 10$

Fig 10. Collector-emitter saturation voltage as a function of collector current; typical values




 $I_{\rm C}/I_{\rm B}=20$

(1)
$$T_{amb} = 100 \, ^{\circ}C$$

(2) T_{amb} = 25 °C

(3) $T_{amb} = -55 \, ^{\circ}C$

Fig 11. Collector-emitter saturation resistance as a function of collector current; typical values



T_{amb} = 25 °C

(1)
$$I_C/I_B = 100$$

(2) $I_C/I_B = 50$

(3) $I_C/I_B = 10$

Fig 12. Collector-emitter saturation resistance as a function of collector current; typical values

8. Test information





Fig 13. BISS transistor switching time definition




 V_{CC} = 12.5 V; I_{C} = 3 A; I_{Bon} = 0.15 A; I_{Boff} = -0.15 A

Fig 14. Test circuit for switching times

20 V, 4 A NPN low V_{CEsat} (BISS) transistor

9. Package outline



10. Packing information

Table 8. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description		Packing quantity	
				3000	10000
PBSS4420D	SOT457	4 mm pitch, 8 mm tape and reel; T1	[2]	-115	-135
		4 mm pitch, 8 mm tape and reel; T2	<u>[3]</u>	-125	-165


[1] For further information and the availability of packing methods, see Section 14.

[2] T1: normal taping

[3] T2: reverse taping

20 V, 4 A NPN low V_{CEsat} (BISS) transistor

11. Soldering



20 V, 4 A NPN low V_{CEsat} (BISS) transistor

12. Revision history

Table 9. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PBSS4420D_2	20080924	Product data sheet	-	PBSS4420D_1
Modifications:	guidelines o	of this data sheet has been ref NXP Semiconductors.	0	·
	 Legal texts have been adapted to the new company name where appropriate. 			
	• Figure 7: an			
	Section 11 "	Soldering": added		
	Section 13 "	Legal information": updated		
PBSS4420D_1	20050421	Product data sheet	-	-

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

PBSS4420D

20 V, 4 A NPN low V_{CEsat} (BISS) transistor

15. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information 2
3	Ordering information 2
4	Marking 2
5	Limiting values 2
6	Thermal characteristics 4
7	Characteristics 6
8	Test information 9
9	Package outline
10	Packing information 10
11	Soldering 11
12	Revision history
13	Legal information
13.1	Data sheet status
13.2	Definitions
13.3	Disclaimers
13.4	Trademarks13
14	Contact information
15	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

