## General Description

The ICS8440258I-45 is a eight output synthesizer optimized to generate Gigabit and 10 Gigabit Ethernet clocks. Using a 25MHz, 18pF parallel resonant crystal, the device will generate both 156.25MHz and 125MHz clocks with mixed LVDS and LVCMOS/LVTTL output levels. The ICS8440258I-45 uses IDT's 3[RD] generation low phase noise VCO technology and can achieve <1ps typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS8440258I-45 is packaged in a small, 5mm x 5mm VFQFN package that is optimum for applications with space limitations.

Features

- One differential LVDS output at 156.25MHz or 125MHz
  Four differential LVDS outputs at 125MHz
  Three LVCMOS/LVTTL single-ended outputs at 125MHz

- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input and PLL bypass from a single select pin

- VCO range: 490MHz - 680MHz

- RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.41ps (typical), LVDS outputs

- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.43ps (typical), Q0, nQ0 output

- Full 2.5V supply mode

- -40°C to 85°C ambient operating temperature

- Available in lead-free (RoHS 6) package

Block Diagram

Pin Assignment

ICS8440258I-45
32-Lead VFQFN
5mm x 5mm x 0.925mm
package body
K Package
Top View

1

©2011 Integrated Device Technology, Inc.

Table 1. Pin Descriptions

Number	Name	Type		Description
1, 2	Q0, nQ0	Output		Differential clock outputs. LVDS interface levels.
3, 9, 15, 17, 21, 32	GND	Power		Power supply ground.
4, 5	Q1, nQ1	Output		Differential clock outputs. LVDS interface levels.
6, 12	V_{DDO_LVDS}	Power		Output supply pins for Q[0:4], nQ[0:4] LVDS outputs.
7, 8	Q2, nQ2	Output		Differential clock outputs. LVDS interface levels.
10, 11	Q3, nQ3	Output		Differential clock outputs. LVDS interface levels.
13, 14	Q4, nQ4	Output		Differential clock outputs. LVDS interface levels.
16, 27	V_{DD}	Power		Core supply pins.
18, 20, 22	Q5, Q6, Q7	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
19, 23	V_{DDO_LVCMOS}	Power		Output supply pins for Q[5:7] LVCMOS outputs.
24	nc	Unused		No connect.
25	V_{DDA}	Power		Analog supply pin.
26	nPLL_BYPASS	Input	Pullup	Input select and PLL bypass control pin. See Table 3B. LVCMOS/LVTTL interface levels.
28	F_SEL	Input	Pulldown	Frequency select pin. See Table 3A. LVCMOS/LVTTL interface levels.
29	REF_CLK	Input	Pulldown	Single-ended reference clock input. LVCMOS/LVTTL interface levels.
30, 31	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_OUT is the output, XTAL_IN is the input.

NOTE: *Pullup and Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics,* for typical values.

Table 2. Pin Characteristics

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C_{IN}	Input Capacitance				4		pF
C_{PD}	Power Dissipation Capacitance (per output)	Q[5:7]	V_{DDO_LVCMOS} = 2.625V		15		pF
R_{PULLUP}	Input Pullup Resistor				51		kΩ
$R_{PULLDOWN}$	Input Pulldown Resistor				51		kΩ
R_{OUT}	Output Impedance	Q[5:7]	V_{DDO_LVCMOS} = 2.625V		25		Ω

Function Tables

Table 3A. F_SEL Frequency Select Function Table

Input		Output Frequency
F_SEL	**Output Divider Value**	**Q0, nQ0 (MHz)**
0	÷5	125 (default)
1	÷4	156.25

Table 3B. PLL Bypass and Input Select Function Table

Inputs		
nPLL_BYPASS	**PLL BYPASS**	**Input Selected**
0	PLL Bypassed	REF_CLK
1	PLL Enabled	XTAL_IN, XTAL_OUT (default)

3

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond
those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect product reliability.

Item	Rating
Supply Voltage, V_{DD}	4.6V
Inputs, V_I XTAL_IN Other Inputs	 0V to V_{DD} -0.5V to V_{DD} + 0.5V
Outputs, I_O (LVCMOS)	-0.5V to V_{DDO_LVCMOS} + 0.5V
Outputs, I_O (LVDS) Continuous Current Surge Current	 10mA 15mA
Operating Temperature Range, T_A	-40°C to +85°C
Package Thermal Impedance, θ_{JA}	33.1°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, V_{DD} = V_{DDO_LVCMOS} = V_{DDO_LVDS} = 2.5V±5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V_{DDA}	Analog Supply Voltage		V_{DD} −0.32	2.5	V_{DD}	V
V_{DDO_LVCMOS}, V_{DDO_LVDS}	Output Supply Voltage		2.375	2.5	2.625	V
I_{DD}	Power Supply Current				125	mA
I_{DDA}	Analog Supply Current				32	mA
I_{DDO_LVCMOS}	LVCMOS Output Supply Current				5	mA
I_{DDO_LVDS}	LVDS Output Supply Current				150	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, V_{DD} = V_{DDO_LVCMOS} = 2.5V±5%, T_A = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage			1.7		V_{DD} + 0.3	V
V_{IL}	Input Low Voltage			-0.3		0.7	V
I_{IH}	Input High Current	REF_CLK, F_SEL	V_{DD} = V_{IN} = 2.625V			150	µA
		nPLL_BYPASS	V_{DD} = V_{IN} = 2.625V			5	µA
I_{IL}	Input Low Current	REF_CLK, F_SEL	V_{DD} = 2.625V, V_{IN} = 0V	-5			µA
		nPLL_BYPASS	V_{DD} = 2.625V, V_{IN} = 0V	-150			µA
V_{OH}	Output High Voltage	Q[5:7]	I_{OH} = -12mA	2.6			V
V_{OL}	Output Low Voltage	Q[5:7]	I_{OL} = 12mA			0.5	V

Table 4C. LVDS DC Characteristics, V_{DD} = V_{DDO_LVDS} = 2.5V±5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OD}	Differential Output Voltage		300	400	545	mV
ΔV_{OD}	V_{OD} Magnitude Change				50	mV
V_{OS}	Offset Voltage		1.25	1.35	1.5	V
ΔV_{OS}	V_{OS} Magnitude Change				50	mV

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency			25		MHz
Equivalent Series Resistance				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

AC Electrical Characteristics

**Table 6. AC Characteristics,** $V_{DD} = V_{DDO\_LVCMOS} = V_{DDO\_LVDS} = 2.5V\pm5\%$, $T_A = -40°C$ to $85°C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f_{out}	Output Frequency	Q[0:4], nQ[0:4]			125		MHz
		Q[5:7]			125		MHz
		Q0, nQ0			156.25		MHz
$tjit(\varnothing)$	RMS Phase Noise Jitter	Q[0:4], nQ[0:4]	125MHz, Integration Range: 1.875MHz - 20MHz		0.41		ps
		Q0, nQ0	156.25MHz, Integration Range: 1.875MHz - 20MHz		0.43		ps
		Q[5:7]	125MHz, Integration Range: 1.875MHz - 20MHz		0.44		ps
t_R / t_F	Output Rise/Fall Time	Q[0:4], nQ[0:4]	125MHz, 20% to 80%	200		650	ps
		Q0, nQ0	156.25MHz, 20% to 80%	175		615	ps
		Q[5:7]	125MHz, 20% to 80%	600		1800	ps
odc	Output Duty Cycle PLL Mode	Q[0:4], nQ[0:4]	125MHz	46		54	%
		Q0, nQ0	156.25MHz	48		52	%
		Q[5:7]	125MHz	44		56	%
odc	Output Duty Cycle, Bypass Mode	Q[0:4], nQ[0:4]	125MHz	47		53	%
		Q0, nQ0	156.25MHz	47		53	%
		Q[5:7]	125MHz	47		53	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

Typical Phase Noise at 125MHz (Q[0:4], nQ[0:4])

125MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.41ps (typical)

Typical Phase Noise at 125MHz (Q[5:7])

125MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.44ps (typical)

Typical Phase Noise at 156.25MHz (Q0, nQ0)

156.25MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.43ps (typical)

# Parameter Measurement Information

LVDS Output Load AC Test Circuit

LVCMOS Output Load AC Test Circuit

$$RMS\ Jitter = \sqrt{Area\ Under\ Curve\ Defined\ by\ the\ Offset\ Frequency\ Markers}$$

RMS Phase Jitter

LVDS Output Rise/Fall Time

LVCMOS Output Rise/Fall Time

$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

Differential Output Duty Cycle/Pulse Width/Period

Parameter Measurement Information, continued

Single-Ended Output Duty Cycle/Pulse Width/Period

$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

Offset Voltage Setup

Differential Output Voltage Setup

Applications Information

Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 1A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω. This can also be accomplished by removing R1 and changing R2 to 50Ω. The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure1B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.


**Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface**

Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface

11

LVDS Driver Termination

A general LVDS interface is shown in *Figure 2.* Standard termination for LVDS type output structure requires both a 100Ω parallel resistor at the receiver and a 100Ω differential transmission line environment. In order to avoid any transmission line reflection issues, the 100Ω resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard

termination schematic as shown in Figure 2 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.

Figure 2. Typical LVDS Driver Termination

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from XTAL_IN to ground.

REF_CLK Input

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from the REF_CLK to ground.

Outputs:

LVDS Outputs

All unused LVDS outputs should be terminated with 100Ω resistor between the differential pair.

LVCMOS Outputs

All unused LVCMOS output can be left floating. There should be no trace attached.

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally Electrically Enhance Leadframe Base Package, Amkor Technology.

Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Schematic Example

Figure 4 (on the next page) shows an example of ICS8440258I-45 application schematic. In this example, the device is operated at V_{DD} = V_{DDO_LVDS} = V_{DDO_LVCMOS} = 2.5V. An 18pF parallel resonant 25MHz crystal is used. The load capacitance C1 = 22pF and C2 = 22pF are recommended for frequency accuracy. Depending on the parasitics of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will require adjusting C1 and C2.

As with any high speed analog circuitry, the power supply pins are vulnerable to noise. To achieve optimum jitter performance, power supply isolation is required. The ICS8440258I-45 provides separate power supplies to isolate from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uF capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.


Figure 4. ICS8440258I-45 Schematic Example

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS8440258I-45.
Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8440258I-45 is the sum of the core power plus the power dissipation in the load(s).
The following is the power dissipation for V_{DD} = 2.5V + 5% = 2.625V, which gives worst case results.

Core and LVDS, LVCMOS Output Power Dissipation

- Power (core) = V_{DD_MAX} * (I_{DD} + I_{DDO_LVDS} + I_{DDO_LVCMOS} + I_{DDA}) = 2.625V * (125mA +150mA + 5mA + 32mA) = **819mW**

LVCMOS Output Power Dissipation

- Output Impedance R_{OUT} Power Dissipation due to Loading 50Ω to V_{DDO}/2
  Output Current I_{OUT} = V_{DDOX_MAX} / [2 * (50Ω + R_{OUT})] = 2.625V / [2 * (50Ω + 25Ω)] = **17.5mA**

- Power Dissipation on the R_{OUT} per LVCMOS output
  Power (R_{OUT}) = R_{OUT} * (I_{OUT})^2 = 25Ω * (17.5mA)^2 = **7.7mW per output**

- Total Power Dissipation on the R_{OUT}
  Total Power (R_{OUT}) = 7.7mW * 3 = **23mW**

- Dynamic Power Dissipation at 125MHz, (Q[5:7])
  Power (125MHz) = C_{PD} * Frequency * (V_{DDO})^2 = 15pF * 125MHz * (2.625V)^2 = **12.92mW per output**
  Total Power (125MHz) = **12.92mW * 3 = 38.8mW**

Total Power Dissipation

- **Total Power**
  = Power (core, LVDS) + Total Power(R_{OUT}) + Total Power (125MHz)
  = 819mW + 23mW + 38.8mW
  = 880.73mW

2.   Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

> The equation for Tj is as follows: $Tj = \theta_{JA} * Pd\_total + T_A$
>
> Tj = Junction Temperature
>
> θ_{JA} = Junction-to-Ambient Thermal Resistance
>
> Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
>
> T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 33.1°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

> 85°C + 0.881W * 33.1°C/W = 114.2°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance θ_{JA} for 32 Lead VFQFN, Forced Convection

Meters per Second	**0**	**1**	**3**
Multi-Layer PCB, JEDEC Standard Test Boards	33.1°C/W	28.1°C/W	25.4°C/W

Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 32 Lead VFQFN

θ_{JA} vs. Air Flow			
Meters per Second	**0**	**1**	**3**
Multi-Layer PCB, JEDEC Standard Test Boards	33.1°C/W	28.1°C/W	25.4°C/W

Transistor Count

The transistor count for ICS8440258I-45 is: 2975

32 Lead VFQFN Package Outline and Package Dimensions

Ordering Information

Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8440258AKI-45LF	258AI45L	"Lead-Free" 32 Lead VFQFN	Tray	-40°C to 85°C
8440258AKI-45LFT	258AI45L	"Lead-Free" 32 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

We've Got Your Timing Solution

www.IDT.com

6024 Silver Creek Valley Road	**Sales**	**Technical Support**
San Jose, California 95138	800-345-7015 (inside USA)	netcom@idt.com
	+408-284-8200 (outside USA)	+480-763-2056
	Fax: 408-284-2775	
	www.IDT.com/go/contactIDT	