Quad 2-Input NAND Gate

The MC74VHCT00A is an advanced high speed CMOS 2-input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The device input is compatible with TTL-type input thresholds and the output has a full 5 V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic-level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply.

The MC74VHCT00A input structure provides protection when voltages up to 7 V are applied, regardless of the supply voltage. This allows the MC74VHCT00A to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when $V_{CC} = 0 \text{ V}$. These input and output structures help prevent device destruction caused by supply voltage - input/output voltage mismatch, battery backup, hot insertion, etc.

- High Speed: $t_{PD} = 5.0 \text{ ns}$ (Typ) at $V_{CC} = 5 \text{ V}$
- Low Power Dissipation: $I_{CC} = 2 \mu A$ (Max) at $T_A = 25^{\circ}C$
- TTL-Compatible Inputs: $V_{IL} = 0.8 \text{ V}$; $V_{IH} = 2.0 \text{ V}$
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Designed for 3.0 V to 5.5 V Operating Range
- Low Noise: V_{OLP} = 0.8 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Chip Complexity: 48 FETs or 12 Equivalent Gates
- Pb-Free Packages are Available




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



CASE 751A





TSSOP-14 **DT SUFFIX CASE 948G**



= Assembly Location

WL, L = Wafer Lot YY, Y = Year WW. W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the dimensions section on page 6 of this data sheet.




Figure 1. Pin Assignment (Top View)

| | PIN ASSIGNMENT | | | | | |
|----|-------------------------|--|--|--|--|--|
| 1 | IN A1 | | | | | |
| 2 | IN B1 | | | | | |
| 3 | OUT YT | | | | | |
| 4 | IN A2 | | | | | |
| 5 | IN B2 | | | | | |
| 6 | OUT Y2 | | | | | |
| 7 | GND | | | | | |
| 8 | OUT \(\overline{Y3} \) | | | | | |
| 9 | IN A3 | | | | | |
| 10 | IN B3 | | | | | |
| 11 | OUT \(\overline{74} \) | | | | | |
| 12 | IN A4 | | | | | |
| 13 | IN B4 | | | | | |
| 14 | V _{CC} | | | | | |




Figure 2. Logic Diagram

FUNCTION TABLE

| Inp | uts | Output |
|-----|-----|--------|
| Α | В | Y |
| L | L | Н |
| L | Н | Н |
| Н | L | Н |
| Н | Н | L |




Figure 3. IEC LOGIC DIAGRAM

MAXIMUM RATINGS (Note 1)

| Symbol | Ch | aracteristics | Value | Unit |
|-----------------------|--|--|--|------|
| V _{CC} | DC Supply Voltage | | -0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage | | -0.5 to +7.0 | V |
| V _{OUT} | DC Output Voltage | V _{CC} = 0 High or Low State | -0.5 to 7.0 -0.5 to V _{CC} + 0.5 | ٧ |
| I _{IK} | Input Diode Current | | -20 | mA |
| lok | Output Diode Current | $V_{OUT} < GND; V_{OUT} > V_{CC}$ | +20 | mA |
| lout | DC Output Current, per Pin | | +25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and | +50 | mA | |
| P _D | Power Dissipation in Still Air, | SOIC Package (Note 2) TSSOP Package (Note 2) | 500 450 | mW |
| TL | Lead temperature, 1 mm from | n case for 10 s | 260 | °C |
| T _{stg} | Storage temperature | | -65 to +150 | °C |
| V _{ESD} | ESD Withstand Voltage | Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5) | > 2000 > 200 > 3000 | ٧ |
| I _{Latch-Up} | Latch-Up Performance (Note 6) | Above V _{CC} and Below GND at 125°C | ±300 | mA |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND \leq (V_{in} or V_{out}) $\leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- * Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.
- 1. Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.
- SOIC Package: -7 mW/°C from 65° to 125°C
 TSSOP Package: -6.1 mW/°C from 65° to 125°C 2. Derating -
- 3. Tested to EIA/JESD22-A114-A
- 4. Tested to EIA/JESD22-A115-A
- 5. Tested to JESD22-C101-A
- 6. Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

| Symbol | Characteristics | | Min | Max | Unit |
|---------------------------------|-----------------------------|--|------------|------------------------|------|
| V _{CC} | DC Supply Voltage | | 3.0 | 5.5 | V |
| V _{IN} | DC Input Voltage | | 0.0 | 5.5 | V |
| V _{OUT} | DC Output Voltage | VCC = 0 High or Low State | 0.0 0.0 | 5.5 V _{CC} | V |
| T _A | Operating Temperature Range | | -55 | +125 | °C |
| t _r , t _f | Input Rise and Fall Time | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$ | 0 0 | 100 20 | ns/V |

The θ_{JA} of the package is equal to 1/Derating. Higher junction temperatures may affect the expected lifetime of the device per the table and figure below.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

| Junction Temperature °C | Time, Hours | Time, Years |
|----------------------------|-------------|-------------|
| 80 | 1,032,200 | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |




Figure 4. Failure Rate vs. Time Junction Temperature

DC ELECTRICAL CHARACTERISTICS

| | | | V _{CC} | 7 | Γ _A = 25°(|) | T _A ≤ | 85°C | T _A ≤ 1 | 125°C | |
|------------------|--------------------------------------|--|-------------------|-------------------|-----------------------|--------------------|-------------------------|--------------------|---------------------------|--------------------|------|
| Symbol | Parameter | Test Conditions | (V) | Min | Тур | Max | Min | Max | Min | Max | Unit |
| V _{IH} | Minimum High-Level Input Voltage | | 3.0 4.5 5.5 | 1.4 2.0 2.0 | | | 1.4 2.0 2.0 | | 1.4 2.0 2.0 | | V |
| V _{IL} | Maximum Low-Level Input Voltage | | 3.0 4.5 5.5 | | | 0.53 0.8 0.8 | | 0.53 0.8 0.8 | | 0.53 0.8 0.8 | ٧ |
| V _{OH} | Minimum High-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$ | 3.0 4.5 | 2.9 4.4 | 3.0 4.5 | | 2.9 4.4 | | 2.9 4.4 | | V |
| | $V_{IN} = V_{IH}$ or V_{IL} | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ | 3.0 4.5 | 2.58 3.94 | | | 2.48 3.80 | | 2.34 3.66 | | V |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu\text{A}$ | 3.0 4.5 | | 0.0 0.0 | 0.1 0.1 | | 0.1 0.1 | | 0.1 0.1 | V |
| | $V_{IN} = V_{IH}$ or V_{IL} | V _{IN} = V _{IH} or V _{IL} I _{OL} = 4 mA I _{OL} = 8 mA | 3.0 4.5 | | | 0.36 0.36 | | 0.44 0.44 | | 0.52 0.52 | V |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = 5.5 V or GND | 0 to 5.5 | | | ±0.1 | | ±1.0 | | ±1.0 | μА |
| I _{CC} | Maximum Quiescent Supply Current | V _{IN} = V _{CC} or GND | 5.5 | | | 2.0 | | 20 | | 40 | μА |
| I _{CCT} | Quiescent Supply Current | Input: V _{IN} = 3.4 V | 5.5 | | | 1.35 | | 1.50 | | 1.65 | mA |
| I _{OPD} | Output Leakage Current | V _{OUT} = 5.5 V | 0.0 | | | 0.5 | | 5.0 | | 10 | μА |

AC ELECTRICAL CHARACTERISTICS C_{load} = 50 pF, Input t_{r} = t_{f} = 3.0 ns

| | | | | T _A = 25°C | | C | T _A ≤ 85°C | | $T_{\hbox{\scriptsize A}} \leq 125^{\circ}\hbox{\scriptsize C}$ | | |
|--|-------------------------------|----------------------------------|--|-----------------------|------------|--------------|------------------------------|--------------|---|--------------|------|
| Symbol | Parameter | Test Condi | tions | Min | Тур | Max | Min | Max | Min | Max | Unit |
| t _{PLH} , t _{PHL} | Maximum Propogation Delay, | $V_{CC} = 3.3 \pm 0.3 \text{ V}$ | $C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$ | | 4.1 5.5 | 10.0 13.5 | | 11.0 15.0 | | 13.0 17.5 | ns |
| | Input A or B to Y | $V_{CC} = 5.0 \pm 0.5 \text{ V}$ | $C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$ | | 3.1 3.6 | 6.9 7.9 | | 8.0 9.0 | | 9.5 10.5 | |
| C _{IN} | Maximum Input Capacitance | | | | 5.5 | 10 | | 10 | | 10 | pF |

| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|-----------------|--|---|----|
| C _{PD} | Power Dissipation Capacitance (Note 7) | 17 | pF |

^{7.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no-load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

$\textbf{NOISE CHARACTERISTICS} \; (\text{Input } t_{\text{r}} = t_{\text{f}} = 3.0 \text{ns}, \; C_{\text{L}} = 50 \text{pF}, \; V_{\text{CC}} = 5.0 \text{V}, \; \text{Measured in SO Package})$

| | | T _A = 25°C | | |
|------------------|--|-----------------------|-------|------|
| Symbol | Characteristic | Тур | Max | Unit |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | 0.4 | 0.8 | V |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | - 0.4 | - 0.8 | V |
| V _{IHD} | Minimum High Level Dynamic Input Voltage | | 2.0 | V |
| V_{ILD} | Maximum Low Level Dynamic Input Voltage | | 0.8 | V |




Figure 5. Switching Waveforms





Figure 7. Input Equivalent Circuit



*Includes all probe and jig capacitance

Figure 6. Test Circuit




Figure 8. Output Equivalent Circuit


ORDERING INFORMATION

| Device | Package | Shipping [†] |
|------------------|-----------------------|-----------------------|
| MC74VHCT00AD | SOIC-14 | 48 Units / Rail |
| MC74VHCT00ADR2 | SOIC-14 | 2500 / Tape & Reel |
| MC74VHCT00ADR2G | SOIC-14 (Pb-Free) | 2500 / Tape & Reel |
| MC74VHCT00ADT | TSSOP-14 | 96 Units / Rail |
| MC74VHCT00ADTR2 | TSSOP-14 | 2000 / Tape & Reel |
| MC74VHCT00ADTR2G | TSSOP-14 (Pb-Free) | 2000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

PACKAGE DIMENSIONS


SOIC-14 **D SUFFIX** CASE 751A-03 **ISSUE J**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.00 PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


| | MILLIN | MILLIMETERS | | HES |
|-----|--------|-------------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 8.55 | 8.75 | 0.337 | 0.344 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| С | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 | 1.27 BSC | | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| М | 0 ° | 7° | 0 ° | 7° |
| Р | 5.80 | 6.20 | 0.228 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

SOLDERING FOOTPRINT



PACKAGE DIMENSIONS

TSSOP-14 **DT SUFFIX** CASE 948G-01 **ISSUE B**




NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE

| PETE | | IETERS | | ANL -W HES | |
|------|------|--------|-----------|---------------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 | BSC | 0.026 | BSC | |
| Н | 0.50 | 0.60 | 0.020 | 0.024 | |
| J | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| K | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| L | 6.40 | | 0.252 BSC | | |
| М | 0 ° | 8 ° | 0 ° | 8 ° | |

SOLDERING FOOTPRINT



ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative