

16/32-Bit

Architecture

XC2765X

16/32-Bit Single-Chip Microcontroller with 32-Bit Performance XC2000 Family Derivatives / Base Line

Data Sheet V2.0 2009-03

Microcontrollers

Edition 2009-03 Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



16/32-Bit

Architecture

XC2765X

16/32-Bit Single-Chip Microcontroller with 32-Bit Performance XC2000 Family Derivatives / Base Line

Data Sheet V2.0 2009-03

Microcontrollers



XC2765X Revision History: V2.0, 2009-03

Previous Version(s):
V1.31, 2008-11
V1.3, 2008-11
V1.2, 2008-09
V1.1, 2008-06 Preliminary
V1.0, 2008-06 (Intermediate version)

Page Subjects (major changes since last revision)			
16ff	Overlaid analog input channels specified (ADC0/ADC1)		
81, 83	Current through power domain DMP_A specified		
89	Specification of wakeup clock frequencies improved		
101 f	Section "Pad Properties" added		
111 f	SSC interface timing improved		
114ff	Debug interface timing detailled		

Trademarks

C166[™], TriCore[™], and DAVE[™] are trademarks of Infineon Technologies AG.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Table of Contents

Table of Contents

1 1.1 1.2 1.3	Summary of Features Basic Device Types Special Device Types Definition of Feature Variants	9 10
2 2.1	General Device Information ····································	
3 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.11 3.12 3.13 3.14 3.15 3.16 3.17 3.18 3.19	Functional Description 2 Memory Subsystem and Organization 2 External Bus Controller 2 Central Processing Unit (CPU) 2 Memory Protection Unit (MPU) 2 Memory Checker Module (MCHK) 2 Interrupt System 2 On-Chip Debug Support (OCDS) 2 Capture/Compare Unit (CAPCOM2) 2 Capture/Compare Units CCU6x 2 General Purpose Timer (GPT12E) Unit 2 Real Time Clock 2 A/D Converters 2 Universal Serial Interface Channel Modules (USIC) 2 MultiCAN Module 2 System Timer 2 Watchdog Timer 2 Clock Generation 2 Parallel Ports 2	36 37 38 39 42 39 39 42 39 30
	Instruction Set Summary	
4 4.1 4.2 4.2.1 4.2.2 4.2.3 4.3	Power Consumption	70 74
4.3 4.4		89
4.5	,	91
4.6	AC Parameters	93
4.6.1	Testing Waveforms	93
4.6.2	Definition of Internal Timing	
4.6.3	External Clock Input Parameters	99



Table of Contents

4.6.4 4.6.5 4.6.6 4.6.7	Pad Properties External Bus Timing External Bus Timing Synchronous Serial Interface Timing Debug Interface Timing Synchronous Serial Interface Timing	103 111
5 5.1 5.2	Package and Reliability Packaging Packaging Packaging Thermal Considerations Packaging	120



16/32-Bit Single-Chip Microcontroller with 32-Bit Performance

XC2765X (XC2000 Family)

1 Summary of Features

For a quick overview and easy reference, the features of the XC2765X are summarized here.

- High-performance CPU with five-stage pipeline and MPU
 - 12.5 ns instruction cycle at 80 MHz CPU clock (single-cycle execution)
 - One-cycle 32-bit addition and subtraction with 40-bit result
 - One-cycle multiplication (16×16 bit)
 - Background division (32 / 16 bit) in 21 cycles
 - One-cycle multiply-and-accumulate (MAC) instructions
 - Enhanced Boolean bit manipulation facilities
 - Zero-cycle jump execution
 - Additional instructions to support HLL and operating systems
 - Register-based design with multiple variable register banks
 - Fast context switching support with two additional local register banks
 - 16 Mbytes total linear address space for code and data
 - 1024 Bytes on-chip special function register area (C166 Family compatible)
 - Integrated Memory Protection Unit (MPU)
- Interrupt system with 16 priority levels for up to 96 sources
 - Selectable external inputs for interrupt generation and wake-up
 - Fastest sample-rate 12.5 ns
- Eight-channel interrupt-driven single-cycle data transfer with Peripheral Event Controller (PEC), 24-bit pointers cover total address space
- Clock generation from internal or external clock sources, using on-chip PLL or prescaler
- Hardware CRC-Checker with Programmable Polynomial to Supervise On-Chip Memory Areas
- On-chip memory modules
 - 8 Kbytes on-chip stand-by RAM (SBRAM)
 - 2 Kbytes on-chip dual-port RAM (DPRAM)
 - 16 Kbytes on-chip data SRAM (DSRAM)
 - 32 Kbytes on-chip program/data SRAM (PSRAM)
 - 832 Kbytes on-chip program memory (Flash memory)
 - Memory content protection through Error Correction Code (ECC)
- On-Chip Peripheral Modules
 - Multi-functional general purpose timer unit with 5 timers
 - 16-channel general purpose capture/compare unit (CAPCOM2)



- Four capture/compare units for flexible PWM signal generation (CCU6x)
- Two Synchronizable A/D Converters with a total of 16 channels, 10-bit resolution, conversion time below 1 μ s, optional data preprocessing (data reduction, range check), broken wire detection
- Six serial interface channels to be used as UART, LIN, high-speed synchronous channel (SPI/QSPI), IIC bus interface (10-bit addressing, 400 kbit/s), IIS interface
- On-chip MultiCAN interface (Rev. 2.0B active) with 128 message objects (Full CAN/Basic CAN) on 2 CAN nodes and gateway functionality
- On-chip system timer and on-chip real time clock
- Up to 12 Mbytes external address space for code and data
 - Programmable external bus characteristics for different address ranges
 - Multiplexed or demultiplexed external address/data buses
 - Selectable address bus width
 - 16-bit or 8-bit data bus width
 - Five programmable chip-select signals
 - Hold- and hold-acknowledge bus arbitration support
- Single power supply from 3.0 V to 5.5 V
- Programmable watchdog timer and oscillator watchdog
- Up to 76 general purpose I/O lines
- On-chip bootstrap loaders
- Supported by a full range of development tools including C compilers, macroassembler packages, emulators, evaluation boards, HLL debuggers, simulators, logic analyzer disassemblers, programming boards
- On-chip debug support via Device Access Port (DAP) or JTAG interface
- 100-pin Green LQFP package, 0.5 mm (19.7 mil) pitch



Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. This ordering code identifies:

- the function set of the corresponding product type
- the temperature range:
 - SAF-...: -40°C to 85°C
 - SAK-...: -40°C to 125°C
- the package and the type of delivery.

For ordering codes for the XC2765X please contact your sales representative or local distributor.

This document describes several derivatives of the XC2765X group:

Basic Device Types are readily available and

Special Device Types are only available on request.

As this document refers to all of these derivatives, some descriptions may not apply to a specific product, in particular to the special device types.

For simplicity the term **XC2765X** is used for all derivatives throughout this document.

1.1 Basic Device Types

Basic device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1Synopsis of XC2765X Basic Device Types

Derivative ¹⁾	Program Memory ²⁾	PSRAM ³⁾	Capt./Comp. Modules	ADC ⁴⁾ Chan.	Interfaces ⁴⁾
SAK-XC2765X- 104FxxL	832 Kbytes Flash	32 Kbytes	CC2 CCU60/1/2/3		2 CAN Nodes, 6 Serial Chan.

This Data Sheet is valid for devices starting with and including design step AA.
 xx is a placeholder for the available speed grade (in MHz).

2) Specific information about the on-chip Flash memory in Table 3.

3) All derivatives additionally provide 8 Kbytes SBRAM, 2 Kbytes DPRAM, and 16 Kbytes DSRAM.

4) Specific information about the available channels in **Table 4**. Analog input channels are listed for each Analog/Digital Converter module separately (ADC0 + ADC1).



1.2 Special Device Types

Special device types are only available for high-volume applications on request.

Table 2Synopsis of XC2765X Special Device Types

Derivative ¹⁾	Program Memory ²⁾	PSRAM ³⁾	Capt./Comp. Modules	ADC ⁴⁾ Chan.	Interfaces ⁴⁾
SAK-XC2765X- 72FxxL	576 Kbytes Flash	32 Kbytes	CC2 CCU60/1/2/3	11 + 5	2 CAN Nodes, 6 Serial Chan.

1) This Data Sheet is valid for devices starting with and including design step AA. xx is a placeholder for the available speed grade (in MHz).

2) Specific information about the on-chip Flash memory in Table 3.

3) All derivatives additionally provide 8 Kbytes SBRAM, 2 Kbytes DPRAM, and 16 Kbytes DSRAM.

4) Specific information about the available channels in Table 4.
 Analog input channels are listed for each Analog/Digital Converter module separately (ADC0 + ADC1).

1.3 Definition of Feature Variants

The XC2765X types are offered with several Flash memory sizes. **Table 3** describes the location of the available memory areas for each Flash memory size.

Table 3	Flash Memor	y Allocation
---------	-------------	--------------

Total Flash Size	Flash Area A ¹⁾	Flash Area B	Flash Area C
832 Kbytes	C0'0000 _H C0'EFFF _H	C1'0000 _H CC'FFFF _H	n.a.
576 Kbytes	C0'0000 _H C0'EFFF _H	C1'0000 _H C7'FFFF _H	CC'0000 _H CC'FFFF _H

1) The uppermost 4-Kbyte sector of the first Flash segment is reserved for internal use (C0'F000_H to C0'FFFF_H).

The XC2765X types are offered with different interface options. **Table 4** lists the available channels for each option.

Table 4Interface Channel Association

Total Number	Available Channels
11 ADC0 channels	CH0, CH2 CH5, CH8 CH11, CH13, CH15
5 ADC1 channels	CH0, CH2, CH4, CH5, CH6 (overlay: CH8 CH11)
2 CAN nodes	CAN0, CAN1
6 serial channels	U0C0, U0C1, U1C0, U1C1, U2C0, U2C1



2 General Device Information

The XC2765X series (16/32-Bit Single-Chip Microcontroller with 32-Bit Performance) is a part of the Infineon XC2000 Family of full-feature single-chip CMOS microcontrollers. These devices extend the functionality and performance of the C166 Family in terms of instructions (MAC unit), peripherals, and speed. They combine high CPU performance (up to 80 million instructions per second) with extended peripheral functionality and enhanced IO capabilities. Optimized peripherals can be adapted flexibly to meet the application requirements. These derivatives utilize clock generation via PLL and internal or external clock sources. On-chip memory modules include program Flash, program RAM, and data RAM.




Figure 1 Logic Symbol



2.1 Pin Configuration and Definition

The pins of the XC2765X are described in detail in **Table 5**, which includes all alternate functions. For further explanations please refer to the footnotes at the end of the table. **Figure 2** summarizes all pins, showing their locations on the four sides of the package.




Figure 2 Pin Configuration (top view)



Key to Pin Definitions

Ctrl.: The output signal for a port pin is selected by bitfield PC in the associated register Px_IOCRy. Output O0 is selected by setting the respective bitfield PC to $1x00_{B}$, output O1 is selected by $1x01_{B}$, etc.

Output signal OH is controlled by hardware.

- **Type**: Indicates the pad type and its power supply domain (A, B, M, 1) ٠
 - St: Standard pad
 - Sp: Special pad
 - DP: Double pad can be used as standard or high-speed pad
 - In: Input only pad
 - PS: Power supply pad

Table 5	Pin Definitions and Functions
---------	-------------------------------

Pin	Symbol	Ctrl.	Туре	Function
3	TESTM	I	In/B	Testmode EnableEnables factory test modes, must be held HIGH fornormal operation (connect to V_{DDPB}).An internal pullup device will hold this pin highwhen nothing is driving it.
4	P7.2	O0 / I	St/B	Bit 2 of Port 7, General Purpose Input/Output
	EMUX0	01	St/B	External Analog MUX Control Output 0 (ADC1)
	CCU62_CCP OS0A	1	St/B	CCU62 Position Input 0
	TDI_C	I	St/B	JTAG Test Data Input
5	TRST	1	In/B	Test-System Reset Input For normal system operation, pin TRST should be held low. A high level at this pin at the rising edge of PORST activates the XC2765X's debug system. In this case, pin TRST must be driven low once to reset the debug system. An internal pulldown device will hold this pin low when nothing is driving it.
6	P7.0	O0 / I	St/B	Bit 0 of Port 7, General Purpose Input/Output
	T3OUT	01	St/B	GPT12E Timer T3 Toggle Latch Output
	T6OUT	02	St/B	GPT12E Timer T6 Toggle Latch Output
	TDO_A	OH/I	St/B	JTAG Test Data Output / DAP1 Input/Output
	ESR2_1	Ι	St/B	ESR2 Trigger Input 1



Table	e 5 Pin De	finitior	ns and	Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
7	P7.3	O0 / I	St/B	Bit 3 of Port 7, General Purpose Input/Output
	EMUX1	01	St/B	External Analog MUX Control Output 1 (ADC1)
	U0C1_DOUT	02	St/B	USIC0 Channel 1 Shift Data Output
	U0C0_DOUT	O3	St/B	USIC0 Channel 0 Shift Data Output
	CCU62_CCP OS1A	1	St/B	CCU62 Position Input 1
	TMS_C	I	St/B	JTAG Test Mode Selection Input
	U0C1_DX0F	I	St/B	USIC0 Channel 1 Shift Data Input
8	P7.1	O0 / I	St/B	Bit 1 of Port 7, General Purpose Input/Output
	EXTCLK	01	St/B	Programmable Clock Signal Output
	CCU62_CTR APA	1	St/B	CCU62 Emergency Trap Input
	BRKIN_C	I	St/B	OCDS Break Signal Input
9	P7.4	O0 / I	St/B	Bit 4 of Port 7, General Purpose Input/Output
	EMUX2	01	St/B	External Analog MUX Control Output 2 (ADC1)
	U0C1_DOUT	O2	St/B	USIC0 Channel 1 Shift Data Output
	U0C1_SCLK OUT	O3	St/B	USIC0 Channel 1 Shift Clock Output
	CCU62_CCP OS2A	1	St/B	CCU62 Position Input 2
	TCK_C	I	St/B	DAP0/JTAG Clock Input
	U0C0_DX0D	I	St/B	USIC0 Channel 0 Shift Data Input
	U0C1_DX1E	I	St/B	USIC0 Channel 1 Shift Clock Input
11	P6.0	O0 / I	St/A	Bit 0 of Port 6, General Purpose Input/Output
	EMUX0	01	St/A	External Analog MUX Control Output 0 (ADC0)
	BRKOUT	O3	St/A	OCDS Break Signal Output
	ADCx_REQG TyG	I	St/A	External Request Gate Input for ADC0/1
	U1C1_DX0E	1	St/A	USIC1 Channel 1 Shift Data Input



Pin	Symbol	Ctrl.	Туре	Function
12	P6.1	O0 / I	St/A	Bit 1 of Port 6, General Purpose Input/Output
	EMUX1	01	St/A	External Analog MUX Control Output 1 (ADC0)
	T3OUT	02	St/A	GPT12E Timer T3 Toggle Latch Output
	U1C1_DOUT	O3	St/A	USIC1 Channel 1 Shift Data Output
	ADCx_REQT RyE	1	St/A	External Request Trigger Input for ADC0/1
	ESR1_6	1	St/A	ESR1 Trigger Input 6
13	P6.2	O0 / I	St/A	Bit 2 of Port 6, General Purpose Input/Output
	EMUX2	01	St/A	External Analog MUX Control Output 2 (ADC0)
	T6OUT	02	St/A	GPT12E Timer T6 Toggle Latch Output
	U1C1_SCLK OUT	O3	St/A	USIC1 Channel 1 Shift Clock Output
	U1C1_DX1C	1	St/A	USIC1 Channel 1 Shift Clock Input
15	P15.0	1	In/A	Bit 0 of Port 15, General Purpose Input
	ADC1_CH0	1	In/A	Analog Input Channel 0 for ADC1
16	P15.2	1	In/A	Bit 2 of Port 15, General Purpose Input
	ADC1_CH2	1	In/A	Analog Input Channel 2 for ADC1
	T5INA	I	In/A	GPT12E Timer T5 Count/Gate Input
17	P15.4	Ι	In/A	Bit 4 of Port 15, General Purpose Input
	ADC1_CH4	1	In/A	Analog Input Channel 4 for ADC1
	T6INA	1	In/A	GPT12E Timer T6 Count/Gate Input
18	P15.5	I	In/A	Bit 5 of Port 15, General Purpose Input
	ADC1_CH5	1	In/A	Analog Input Channel 5 for ADC1
	T6EUDA	1	In/A	GPT12E Timer T6 External Up/Down Control Input
19	P15.6	I	In/A	Bit 6 of Port 15, General Purpose Input
	ADC1_CH6	I	In/A	Analog Input Channel 6 for ADC1
20	V _{AREF}	-	PS/A	Reference Voltage for A/D Converters ADC0/1
21	V _{AGND}	-	PS/A	Reference Ground for A/D Converters ADC0/1



Tabl		1		Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
22	P5.0		In/A	Bit 0 of Port 5, General Purpose Input
	ADC0_CH0	I	In/A	Analog Input Channel 0 for ADC0
23	P5.2	I	In/A	Bit 2 of Port 5, General Purpose Input
	ADC0_CH2	1	In/A	Analog Input Channel 2 for ADC0
	TDI_A	I	In/A	JTAG Test Data Input
24	P5.3	I	In/A	Bit 3 of Port 5, General Purpose Input
	ADC0_CH3	I	In/A	Analog Input Channel 3 for ADC0
	T3INA	I	In/A	GPT12E Timer T3 Count/Gate Input
28	P5.4	I	In/A	Bit 4 of Port 5, General Purpose Input
	ADC0_CH4	I	In/A	Analog Input Channel 4 for ADC0
	CCU63_T12 HRB	I	In/A	External Run Control Input for T12 of CCU63
	T3EUDA	I	In/A	GPT12E Timer T3 External Up/Down Control Input
	TMS_A	I	In/A	JTAG Test Mode Selection Input
29	P5.5	I	In/A	Bit 5 of Port 5, General Purpose Input
	ADC0_CH5	I	In/A	Analog Input Channel 5 for ADC0
	CCU60_T12 HRB	I	In/A	External Run Control Input for T12 of CCU60
30	P5.8	I	In/A	Bit 8 of Port 5, General Purpose Input
	ADC0_CH8	I	In/A	Analog Input Channel 8 for ADC0
	ADC1_CH8	I	In/A	Analog Input Channel 8 for ADC1
	CCU6x_T12H RC	I	In/A	External Run Control Input for T12 of CCU60/1/2/3
	CCU6x_T13H RC	I	In/A	External Run Control Input for T13 of CCU60/1/2/3
	U2C0_DX0F	I	In/A	USIC2 Channel 0 Shift Data Input
31	P5.9	I	In/A	Bit 9 of Port 5, General Purpose Input
	ADC0_CH9	I	In/A	Analog Input Channel 9 for ADC0
	ADC1_CH9	I	In/A	Analog Input Channel 9 for ADC1
	CC2_T7IN	1	In/A	CAPCOM2 Timer T7 Count Input



Table	Table 5Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
32	P5.10	I	In/A	Bit 10 of Port 5, General Purpose Input			
	ADC0_CH10	I	In/A	Analog Input Channel 10 for ADC0			
	ADC1_CH10	I	In/A	Analog Input Channel 10 for ADC1			
	BRKIN_A	I	In/A	OCDS Break Signal Input			
	U2C1_DX0F	I	In/A	USIC2 Channel 1 Shift Data Input			
	CCU61_T13 HRA	I	In/A	External Run Control Input for T13 of CCU61			
33	P5.11	I	In/A	Bit 11 of Port 5, General Purpose Input			
	ADC0_CH11	I	In/A	Analog Input Channel 11 for ADC0			
	ADC1_CH11	I	In/A	Analog Input Channel 11 for ADC1			
34	P5.13	I	In/A	Bit 13 of Port 5, General Purpose Input			
	ADC0_CH13	1	In/A	Analog Input Channel 13 for ADC0			
	CCU63_T13 HRF	I	In/A	External Run Control Input for T13 of CCU63			
35	P5.15	I	In/A	Bit 15 of Port 5, General Purpose Input			
	ADC0_CH15	I	In/A	Analog Input Channel 15 for ADC0			
36	P2.12	O0 / I	St/B	Bit 12 of Port 2, General Purpose Input/Output			
	U0C0_SELO 4	01	St/B	USIC0 Channel 0 Select/Control 4 Output			
	U0C1_SELO 3	O2	St/B	USIC0 Channel 1 Select/Control 3 Output			
	READY	I	St/B	External Bus Interface READY Input			
37	P2.11	O0 / I	St/B	Bit 11 of Port 2, General Purpose Input/Output			
	U0C0_SELO 2	01	St/B	USIC0 Channel 0 Select/Control 2 Output			
	U0C1_SELO 2	02	St/B	USIC0 Channel 1 Select/Control 2 Output			
	BHE/WRH	ОН	St/B	External Bus Interf. High-Byte Control Output Can operate either as Byte High Enable (BHE) or as Write strobe for High Byte (WRH).			



Table	e 5 Pin De	finitior	ns and	Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
39	P2.0	O0 / I	St/B	Bit 0 of Port 2, General Purpose Input/Output
	CCU63_CC6 0	O2	St/B	CCU63 Channel 0 Output
	AD13	OH/I	St/B	External Bus Interface Address/Data Line 13
	RxDC0C	I	St/B	CAN Node 0 Receive Data Input
	CCU63_CC6 0INB	I	St/B	CCU63 Channel 0 Input
	T5INB	I	St/B	GPT12E Timer T5 Count/Gate Input
40	P2.1	O0 / I	St/B	Bit 1 of Port 2, General Purpose Input/Output
	TxDC0	01	St/B	CAN Node 0 Transmit Data Output
	CCU63_CC6 1	O2	St/B	CCU63 Channel 1 Output
	AD14	OH/I	St/B	External Bus Interface Address/Data Line 14
	CCU63_CC6 1INB	I	St/B	CCU63 Channel 1 Input
	T5EUDB	I	St/B	GPT12E Timer T5 External Up/Down Control Input
	ESR1_5	I	St/B	ESR1 Trigger Input 5
41	P2.2	O0 / I	St/B	Bit 2 of Port 2, General Purpose Input/Output
	TxDC1	01	St/B	CAN Node 1 Transmit Data Output
	CCU63_CC6 2	O2	St/B	CCU63 Channel 2 Output
	AD15	OH/I	St/B	External Bus Interface Address/Data Line 15
	CCU63_CC6 2INB	I	St/B	CCU63 Channel 2 Input
	ESR2_5	I	St/B	ESR2 Trigger Input 5
42	P4.0	O0 / I	St/B	Bit 0 of Port 4, General Purpose Input/Output
	CC2_CC24	O3 / I	St/B	CAPCOM2 CC24IO Capture Inp./ Compare Out.
	CS0	OH	St/B	External Bus Interface Chip Select 0 Output



Table	Table 5Pin Definitions and Functions (cont'd)					
Pin	Symbol	Ctrl.	Туре	Function		
43	P2.3	O0 / I	St/B	Bit 3 of Port 2, General Purpose Input/Output		
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output		
	CCU63_COU T63	O2	St/B	CCU63 Channel 3 Output		
	CC2_CC16	O3 / I	St/B	CAPCOM2 CC16IO Capture Inp./ Compare Out.		
	A16	ОН	St/B	External Bus Interface Address Line 16		
	ESR2_0	I	St/B	ESR2 Trigger Input 0		
	U0C0_DX0E	I	St/B	USIC0 Channel 0 Shift Data Input		
	U0C1_DX0D	I	St/B	USIC0 Channel 1 Shift Data Input		
	RxDC0A	I	St/B	CAN Node 0 Receive Data Input		
44	P4.1	O0 / I	St/B	Bit 1 of Port 4, General Purpose Input/Output		
	CC2_CC25	O3 / I	St/B	CAPCOM2 CC25IO Capture Inp./ Compare Out.		
	CS1	OH	St/B	External Bus Interface Chip Select 1 Output		
	CCU62_CCP OS0B	1	St/B	CCU62 Position Input 0		
	T4EUDB	1	St/B	GPT12E Timer T4 External Up/Down Control Input		
	ESR1_8	I	St/B	ESR1 Trigger Input 8		
45	P2.4	O0 / I	St/B	Bit 4 of Port 2, General Purpose Input/Output		
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output		
	TxDC0	O2	St/B	CAN Node 0 Transmit Data Output		
	CC2_CC17	O3 / I	St/B	CAPCOM2 CC17IO Capture Inp./ Compare Out.		
	A17	OH	St/B	External Bus Interface Address Line 17		
	ESR1_0	I	St/B	ESR1 Trigger Input 0		
	U0C0_DX0F	I	St/B	USIC0 Channel 0 Shift Data Input		
	RxDC1A	I	St/B	CAN Node 1 Receive Data Input		



Tabl	Table 5Pin Definitions and Functions (cont'd)					
Pin	Symbol	Ctrl.	Туре	Function		
46	P2.5	O0 / I	St/B	Bit 5 of Port 2, General Purpose Input/Output		
	U0C0_SCLK OUT	01	St/B	USIC0 Channel 0 Shift Clock Output		
	TxDC0	02	St/B	CAN Node 0 Transmit Data Output		
	CC2_CC18	O3 / I	St/B	CAPCOM2 CC18IO Capture Inp./ Compare Out.		
	A18	OH	St/B	External Bus Interface Address Line 18		
	U0C0_DX1D	I	St/B	USIC0 Channel 0 Shift Clock Input		
	ESR1_10	I	St/B	ESR1 Trigger Input 10		
47	P4.2	O0 / I	St/B	Bit 2 of Port 4, General Purpose Input/Output		
	CC2_CC26	O3 / I	St/B	CAPCOM2 CC26IO Capture Inp./ Compare Out.		
	CS2	OH	St/B	External Bus Interface Chip Select 2 Output		
	T2INA	1	St/B	GPT12E Timer T2 Count/Gate Input		
	CCU62_CCP OS1B	I	St/B	CCU62 Position Input 1		
48	P2.6	O0 / I	St/B	Bit 6 of Port 2, General Purpose Input/Output		
	U0C0_SELO 0	O1	St/B	USIC0 Channel 0 Select/Control 0 Output		
	U0C1_SELO 1	O2	St/B	USIC0 Channel 1 Select/Control 1 Output		
	CC2_CC19	O3 / I	St/B	CAPCOM2 CC19IO Capture Inp./ Compare Out.		
	A19	OH	St/B	External Bus Interface Address Line 19		
	U0C0_DX2D	1	St/B	USIC0 Channel 0 Shift Control Input		
	RxDC0D	1	St/B	CAN Node 0 Receive Data Input		
	ESR2_6	1	St/B	ESR2 Trigger Input 6		
49	P4.3	O0 / I	St/B	Bit 3 of Port 4, General Purpose Input/Output		
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output		
	CC2_CC27	O3 / I	St/B	CAPCOM2 CC27IO Capture Inp./ Compare Out.		
	CS3	OH	St/B	External Bus Interface Chip Select 3 Output		
	T2EUDA	I	St/B	GPT12E Timer T2 External Up/Down Control Input		
	CCU62_CCP OS2B	1	St/B	CCU62 Position Input 2		



Table	Table 5Pin Definitions and Functions (cont'd)					
Pin	Symbol	Ctrl.	Туре	Function		
53	P0.0	O0 / I	St/B	Bit 0 of Port 0, General Purpose Input/Output		
	U1C0_DOUT	01	St/B	USIC1 Channel 0 Shift Data Output		
	CCU61_CC6 0	O3	St/B	CCU61 Channel 0 IOutput		
	A0	OH	St/B	External Bus Interface Address Line 0		
	U1C0_DX0A	1	St/B	USIC1 Channel 0 Shift Data Input		
	CCU61_CC6 0INA	I	St/B	CCU61 Channel 0 Input		
	ESR1_11	1	St/B	ESR1 Trigger Input 11		
54	P2.7	O0 / I	St/B	Bit 7 of Port 2, General Purpose Input/Output		
	U0C1_SELO 0	O1	St/B	USIC0 Channel 1 Select/Control 0 Output		
	U0C0_SELO 1	O2	St/B	USIC0 Channel 0 Select/Control 1 Output		
	CC2_CC20	O3 / I	St/B	CAPCOM2 CC20IO Capture Inp./ Compare Out.		
	A20	OH	St/B	External Bus Interface Address Line 20		
	U0C1_DX2C	1	St/B	USIC0 Channel 1 Shift Control Input		
	RxDC1C	1	St/B	CAN Node 1 Receive Data Input		
	ESR2_7	1	St/B	ESR2 Trigger Input 7		
55	P0.1	O0 / I	St/B	Bit 1 of Port 0, General Purpose Input/Output		
	U1C0_DOUT	01	St/B	USIC1 Channel 0 Shift Data Output		
	TxDC0	02	St/B	CAN Node 0 Transmit Data Output		
	CCU61_CC6 1	O3	St/B	CCU61 Channel 1 Output		
	A1	OH	St/B	External Bus Interface Address Line 1		
	U1C0_DX0B	I	St/B	USIC1 Channel 0 Shift Data Input		
	CCU61_CC6 1INA	I	St/B	CCU61 Channel 1 Input		
	U1C0_DX1A	1	St/B	USIC1 Channel 0 Shift Clock Input		



Table	e 5 Pin De	finitior	is and	Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
56	P2.8	O0 / I	DP/B	Bit 8 of Port 2, General Purpose Input/Output
	U0C1_SCLK OUT	01	DP/B	USIC0 Channel 1 Shift Clock Output
	EXTCLK	O2	DP/B	Programmable Clock Signal Output
	CC2_CC21	O3 / I	DP/B	CAPCOM2 CC21IO Capture Inp./ Compare Out.
	A21	OH	DP/B	External Bus Interface Address Line 21
	U0C1_DX1D	I	DP/B	USIC0 Channel 1 Shift Clock Input
57	P2.9	O0 / I	St/B	Bit 9 of Port 2, General Purpose Input/Output
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output
	TxDC1	02	St/B	CAN Node 1 Transmit Data Output
	CC2_CC22	O3 / I	St/B	CAPCOM2 CC22IO Capture Inp./ Compare Out.
	A22	OH	St/B	External Bus Interface Address Line 22
	CLKIN1	I	St/B	Clock Signal Input 1
	TCK_A	I	St/B	DAP0/JTAG Clock Input
58	P0.2	O0 / I	St/B	Bit 2 of Port 0, General Purpose Input/Output
	U1C0_SCLK OUT	01	St/B	USIC1 Channel 0 Shift Clock Output
	TxDC0	02	St/B	CAN Node 0 Transmit Data Output
	CCU61_CC6 2	O3	St/B	CCU61 Channel 2 Output
	A2	OH	St/B	External Bus Interface Address Line 2
	U1C0_DX1B	I	St/B	USIC1 Channel 0 Shift Clock Input
	CCU61_CC6 2INA	I	St/B	CCU61 Channel 2 Input



Table 5Pin Definitions and Functions (cont'd)				
Pin	Symbol	Ctrl.	Туре	Function
59	P10.0	O0 / I	St/B	Bit 0 of Port 10, General Purpose Input/Output
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output
	CCU60_CC6 0	02	St/B	CCU60 Channel 0 Output
	AD0	OH/I	St/B	External Bus Interface Address/Data Line 0
	CCU60_CC6 0INA	I	St/B	CCU60 Channel 0 Input
	ESR1_2	I	St/B	ESR1 Trigger Input 2
	U0C0_DX0A	I	St/B	USIC0 Channel 0 Shift Data Input
	U0C1_DX0A	I	St/B	USIC0 Channel 1 Shift Data Input
60	P10.1	O0 / I	St/B	Bit 1 of Port 10, General Purpose Input/Output
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output
	CCU60_CC6 1	02	St/B	CCU60 Channel 1 Output
	AD1	OH/I	St/B	External Bus Interface Address/Data Line 1
	CCU60_CC6 1INA	1	St/B	CCU60 Channel 1 Input
	U0C0_DX1A	I	St/B	USIC0 Channel 0 Shift Clock Input
	U0C0_DX0B	I	St/B	USIC0 Channel 0 Shift Data Input
61	P0.3	O0 / I	St/B	Bit 3 of Port 0, General Purpose Input/Output
	U1C0_SELO 0	01	St/B	USIC1 Channel 0 Select/Control 0 Output
	U1C1_SELO 1	02	St/B	USIC1 Channel 1 Select/Control 1 Output
	CCU61_COU T60	O3	St/B	CCU61 Channel 0 Output
	A3	OH	St/B	External Bus Interface Address Line 3
	U1C0_DX2A	I	St/B	USIC1 Channel 0 Shift Control Input
	RxDC0B	I	St/B	CAN Node 0 Receive Data Input



Table	e 5 Pin De	finitior	ns and	Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
62	P10.2	O0 / I	St/B	Bit 2 of Port 10, General Purpose Input/Output
	U0C0_SCLK OUT	01	St/B	USIC0 Channel 0 Shift Clock Output
	CCU60_CC6 2	O2	St/B	CCU60 Channel 2 Output
	AD2	OH/I	St/B	External Bus Interface Address/Data Line 2
	CCU60_CC6 2INA	I	St/B	CCU60 Channel 2 Input
	U0C0_DX1B	I	St/B	USIC0 Channel 0 Shift Clock Input
63	P0.4	O0 / I	St/B	Bit 4 of Port 0, General Purpose Input/Output
	U1C1_SELO 0	01	St/B	USIC1 Channel 1 Select/Control 0 Output
	U1C0_SELO 1	O2	St/B	USIC1 Channel 0 Select/Control 1 Output
	CCU61_COU T61	O3	St/B	CCU61 Channel 1 Output
	A4	OH	St/B	External Bus Interface Address Line 4
	U1C1_DX2A	I	St/B	USIC1 Channel 1 Shift Control Input
	RxDC1B	I	St/B	CAN Node 1 Receive Data Input
	ESR2_8	I	St/B	ESR2 Trigger Input 8
65	P2.13	O0 / I	St/B	Bit 13 of Port 2, General Purpose Input/Output
	U2C1_SELO 2	01	St/B	USIC2 Channel 1 Select/Control 2 Output
66	P2.10	O0 / I	St/B	Bit 10 of Port 2, General Purpose Input/Output
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output
	U0C0_SELO 3	O2	St/B	USIC0 Channel 0 Select/Control 3 Output
	CC2_CC23	O3 / I	St/B	CAPCOM2 CC23IO Capture Inp./ Compare Out.
	A23	OH	St/B	External Bus Interface Address Line 23
	U0C1_DX0E	I	St/B	USIC0 Channel 1 Shift Data Input
	CAPINA	I	St/B	GPT12E Register CAPREL Capture Input



Table	e 5 Pin De	finitior	is and	Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
67	P10.3	O0 / I	St/B	Bit 3 of Port 10, General Purpose Input/Output
	CCU60_COU T60	02	St/B	CCU60 Channel 0 Output
	AD3	OH/I	St/B	External Bus Interface Address/Data Line 3
	U0C0_DX2A	I	St/B	USIC0 Channel 0 Shift Control Input
	U0C1_DX2A	I	St/B	USIC0 Channel 1 Shift Control Input
68	P0.5	O0 / I	St/B	Bit 5 of Port 0, General Purpose Input/Output
	U1C1_SCLK OUT	01	St/B	USIC1 Channel 1 Shift Clock Output
	U1C0_SELO 2	02	St/B	USIC1 Channel 0 Select/Control 2 Output
	CCU61_COU T62	O3	St/B	CCU61 Channel 2 Output
	A5	OH	St/B	External Bus Interface Address Line 5
	U1C1_DX1A	I	St/B	USIC1 Channel 1 Shift Clock Input
	U1C0_DX1C	I	St/B	USIC1 Channel 0 Shift Clock Input
69	P10.4	O0 / I	St/B	Bit 4 of Port 10, General Purpose Input/Output
	U0C0_SELO 3	01	St/B	USIC0 Channel 0 Select/Control 3 Output
	CCU60_COU T61	02	St/B	CCU60 Channel 1 Output
	AD4	OH/I	St/B	External Bus Interface Address/Data Line 4
	U0C0_DX2B	I	St/B	USIC0 Channel 0 Shift Control Input
	U0C1_DX2B	I	St/B	USIC0 Channel 1 Shift Control Input
	ESR1_9	I	St/B	ESR1 Trigger Input 9



Table 5Pin Definitions and Functions (cont'd)					
Pin	Symbol	Ctrl.	Туре	Function	
70	P10.5	O0 / I	St/B	Bit 5 of Port 10, General Purpose Input/Output	
	U0C1_SCLK OUT	01	St/B	USIC0 Channel 1 Shift Clock Output	
	CCU60_COU T62	O2	St/B	CCU60 Channel 2 Output	
	U2C0_DOUT	O3	St/B	USIC2 Channel 0 Shift Data Output	
	AD5	OH/I	St/B	External Bus Interface Address/Data Line 5	
	U0C1_DX1B	I	St/B	USIC0 Channel 1 Shift Clock Input	
71	P0.6	O0 / I	St/B	Bit 6 of Port 0, General Purpose Input/Output	
	U1C1_DOUT	01	St/B	USIC1 Channel 1 Shift Data Output	
	TxDC1	02	St/B	CAN Node 1 Transmit Data Output	
	CCU61_COU T63	O3	St/B	CCU61 Channel 3 Output	
	A6	OH	St/B	External Bus Interface Address Line 6	
	U1C1_DX0A	I	St/B	USIC1 Channel 1 Shift Data Input	
	CCU61_CTR APA	I	St/B	CCU61 Emergency Trap Input	
	U1C1_DX1B	I	St/B	USIC1 Channel 1 Shift Clock Input	
72	P10.6	O0 / I	St/B	Bit 6 of Port 10, General Purpose Input/Output	
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output	
	U1C0_SELO 0	O3	St/B	USIC1 Channel 0 Select/Control 0 Output	
	AD6	OH/I	St/B	External Bus Interface Address/Data Line 6	
	U0C0_DX0C	I	St/B	USIC0 Channel 0 Shift Data Input	
	U1C0_DX2D	I	St/B	USIC1 Channel 0 Shift Control Input	
	CCU60_CTR APA	1	St/B	CCU60 Emergency Trap Input	



Table	Table 5Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
73	P10.7	O0 / I	St/B	Bit 7 of Port 10, General Purpose Input/Output			
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output			
	CCU60_COU T63	02	St/B	CCU60 Channel 3 Output			
	AD7	OH/I	St/B	External Bus Interface Address/Data Line 7			
	U0C1_DX0B	I	St/B	USIC0 Channel 1 Shift Data Input			
	CCU60_CCP OS0A	1	St/B	CCU60 Position Input 0			
	T4INB	I	St/B	GPT12E Timer T4 Count/Gate Input			
74	P0.7	O0 / I	St/B	Bit 7 of Port 0, General Purpose Input/Output			
	U1C1_DOUT	01	St/B	USIC1 Channel 1 Shift Data Output			
	U1C0_SELO 3	02	St/B	USIC1 Channel 0 Select/Control 3 Output			
	A7	ОН	St/B	External Bus Interface Address Line 7			
	U1C1_DX0B	I	St/B	USIC1 Channel 1 Shift Data Input			
	CCU61_CTR APB	I	St/B	CCU61 Emergency Trap Input			
78	P1.0	O0 / I	St/B	Bit 0 of Port 1, General Purpose Input/Output			
	U1C0_MCLK OUT	01	St/B	USIC1 Channel 0 Master Clock Output			
	U1C0_SELO 4	02	St/B	USIC1 Channel 0 Select/Control 4 Output			
	A8	ОН	St/B	External Bus Interface Address Line 8			
	ESR1_3	I	St/B	ESR1 Trigger Input 3			
	CCU62_CTR APB	I	St/B	CCU62 Emergency Trap Input			
	T6INB	I	St/B	GPT12E Timer T6 Count/Gate Input			



Table	Table 5Pin Definitions and Functions (cont'd)					
Pin	Symbol	Ctrl.	Туре	Function		
79	P10.8	O0 / I	St/B	Bit 8 of Port 10, General Purpose Input/Output		
	U0C0_MCLK OUT	O1	St/B	USIC0 Channel 0 Master Clock Output		
	U0C1_SELO 0	O2	St/B	USIC0 Channel 1 Select/Control 0 Output		
	U2C1_DOUT	O3	St/B	USIC2 Channel 1 Shift Data Output		
	AD8	OH/I	St/B	External Bus Interface Address/Data Line 8		
	CCU60_CCP OS1A	1	St/B	CCU60 Position Input 1		
	U0C0_DX1C	1	St/B	USIC0 Channel 0 Shift Clock Input		
	BRKIN_B	I	St/B	OCDS Break Signal Input		
	T3EUDB	I	St/B	GPT12E Timer T3 External Up/Down Control Input		
80	P10.9	O0 / I	St/B	Bit 9 of Port 10, General Purpose Input/Output		
	U0C0_SELO 4	O1	St/B	USIC0 Channel 0 Select/Control 4 Output		
	U0C1_MCLK OUT	O2	St/B	USIC0 Channel 1 Master Clock Output		
	AD9	OH/I	St/B	External Bus Interface Address/Data Line 9		
	CCU60_CCP OS2A	1	St/B	CCU60 Position Input 2		
	TCK_B	1	St/B	DAP0/JTAG Clock Input		
	T3INB	1	St/B	GPT12E Timer T3 Count/Gate Input		
81	P1.1	O0 / I	St/B	Bit 1 of Port 1, General Purpose Input/Output		
	CCU62_COU T62	O1	St/B	CCU62 Channel 2 Output		
	U1C0_SELO 5	O2	St/B	USIC1 Channel 0 Select/Control 5 Output		
	U2C1_DOUT	O3	St/B	USIC2 Channel 1 Shift Data Output		
	A9	OH	St/B	External Bus Interface Address Line 9		
	ESR2_3	I	St/B	ESR2 Trigger Input 3		
	U2C1_DX0C	1	St/B	USIC2 Channel 1 Shift Data Input		



U0C0_SELO 0O1St/BUSIC0 Channel 0 Select/Control 0 OutputCCU60_COU T63O2St/BCCU60 Channel 3 OutputAD10OH / ISt/BExternal Bus Interface Address/Data Line 1U0C0_DX2CISt/BUSIC0 Channel 0 Shift Control InputU0C1_DX1AISt/BUSIC0 Channel 1 Shift Clock InputTDI_BISt/BJTAG Test Data Input83P10.11O0 / ISt/BBit 11 of Port 10, General Purpose Input/OuU1C0_SCLK OUTO1St/BUSIC1 Channel 0 Shift Clock OutputBRKOUTO2St/BOCDS Break Signal OutputAD11OH / ISt/BUSIC1 Channel 0 Shift Clock InputTMS_BISt/BUSIC1 Channel 0 Shift Clock Input		Functions (cont'd)	Table 5Pin Definitions and				
U0C0_SEL0 0O1St/BUSIC0 Channel 0 Select/Control 0 OutputCCU60_COU T63O2St/BCCU60 Channel 3 OutputAD10OH/ISt/BExternal Bus Interface Address/Data Line 1U0C0_DX2CISt/BUSIC0 Channel 0 Shift Control InputU0C1_DX1AISt/BUSIC0 Channel 1 Shift Clock InputTDLBISt/BJTAG Test Data Input83P10.11O0 / ISt/BBit 11 of Port 10, General Purpose Input/OuU1C0_SCLK OUTO1St/BUSIC1 Channel 0 Shift Clock OutputBRKOUTO2St/BOCDS Break Signal OutputAD11OH / ISt/BUSIC1 Channel 0 Shift Clock InputTMS_BISt/BUSIC1 Channel 0 Shift Clock Input84P1.2O0 / ISt/BBit 2 of Port 1, General Purpose Input/Output84P1.2O2St/BUSIC1 Channel 2 Output01St/BUSIC1 Channel 2 OutputU1C0_SELO02St/BUSIC1 Channel 2 OutputU1C0_SELO02St/BUSIC1 Channel 2 OutputU1C0_SELO02St/BUSIC1 Channel 2 OutputU1C0_SELO02St/BUSIC1 Channel 1 Shift Clock Output00TSt/BUSIC1 Channel 1 Shift Clock Output		Function	Туре	Ctrl.	Symbol	Pin	
0 Image: CCU60_COU T63 O2 St/B CCU60 Channel 3 Output AD10 OH / I St/B CCU60 Channel 3 Output AD10 OH / I St/B External Bus Interface Address/Data Line 4 U0C0_DX2C I St/B USIC0 Channel 0 Shift Control Input U0C1_DX1A I St/B USIC0 Channel 1 Shift Clock Input TDI_B I St/B JTAG Test Data Input 83 P10.11 O0 / I St/B Bit 11 of Port 10, General Purpose Input/Ou U1C0_SCLK O1 St/B USIC1 Channel 0 Shift Clock Output 0UT O2 St/B OCDS Break Signal Output AD11 OH / I St/B USIC1 Channel 0 Shift Clock Input ITMS_B I St/B USIC1 Channel 0 Shift Clock Input TMS_B I St/B USIC1 Channel 0 Shift Clock Input 84 P1.2 O0 / I St/B Bit 2 of Port 1, General Purpose Input/Output 84 P1.2 O0 / I St/B USIC1 Channel 0 Select/Control 6 Output 0 <t< td=""><td colspan="2">Bit 10 of Port 10, General Purpose Input/Output</td><td>St/B</td><td>O0 / I</td><td>P10.10</td><td>82</td></t<>	Bit 10 of Port 10, General Purpose Input/Output		St/B	O0 / I	P10.10	82	
T63 AD10 OH /I St/B External Bus Interface Address/Data Line for U0C0_DX2C U0C0_DX2C I St/B USIC0 Channel 0 Shift Control Input U0C1_DX1A I St/B USIC0 Channel 1 Shift Clock Input TDI_B I St/B JTAG Test Data Input 83 P10.11 O0 /I St/B Bit 11 of Port 10, General Purpose Input/Ou U1C0_SCLK O1 St/B USIC1 Channel 0 Shift Clock Output BRKOUT O2 St/B OCDS Break Signal Output AD11 OH /I St/B USIC1 Channel 0 Shift Clock Input MIC0_DX1D I St/B USIC1 Channel 0 Shift Clock Input MIC0_DX1D I St/B USIC1 Channel 0 Shift Clock Input MS_B I St/B USIC1 Channel 0 Shift Clock Input TMS_B I St/B USIC1 Channel 0 Shift Clock Input 84 P1.2 O0 /I St/B Bit 2 of Port 1, General Purpose Input/Output CU62_CC6 O1 St/B CCU62 Channel 2 Output U1C0_SELO 0 U1C0_SELO O2 St/B USIC1 Channel 0 Select/Control 6 Outpu		USIC0 Channel 0 Select/Control 0 Output	St/B	01	_		
U0C0_DX2CISt/BUSIC0 Channel 0 Shift Control InputU0C1_DX1AISt/BUSIC0 Channel 1 Shift Clock InputTDI_BISt/BJTAG Test Data Input83P10.11O0 / ISt/BBit 11 of Port 10, General Purpose Input/OuU1C0_SCLK OUTO1St/BUSIC1 Channel 0 Shift Clock OutputBRKOUTO2St/BOCDS Break Signal OutputAD11OH / ISt/BUSIC1 Channel 0 Shift Clock InputU1C0_DX1DISt/BUSIC1 Channel 0 Shift Clock InputTMS_BISt/BUSIC1 Channel 0 Shift Clock Input84P1.2O0 / ISt/BBit 2 of Port 1, General Purpose Input/Output84U1C0_SELO 2O2St/BUSIC1 Channel 0 Select/Control 6 Output02C1_SCLK 0UTO3St/BUSIC2 Channel 1 Shift Clock Output		CCU60 Channel 3 Output	St/B	02			
U0C1_DX1AISt/BUSIC0 Channel 1 Shift Clock InputTDI_BISt/BJTAG Test Data Input83P10.11O0 / ISt/BBit 11 of Port 10, General Purpose Input/OuU1C0_SCLK OUTO1St/BUSIC1 Channel 0 Shift Clock OutputBRKOUTO2St/BOCDS Break Signal OutputAD11OH / ISt/BExternal Bus Interface Address/Data Line 1U1C0_DX1DISt/BUSIC1 Channel 0 Shift Clock InputTMS_BISt/BJTAG Test Mode Selection Input84P1.2O0 / ISt/BBit 2 of Port 1, General Purpose Input/OutputCCU62_CC6O1St/BCCU62 Channel 2 OutputU1C0_SELOO2St/BUSIC1 Channel 0 Select/Control 6 OutputU2C1_SCLKO3St/BUSIC2 Channel 1 Shift Clock Output	10	External Bus Interface Address/Data Line 1	St/B	OH/I	AD10		
TDI_BISt/BJTAG Test Data Input83P10.11O0 / ISt/BBit 11 of Port 10, General Purpose Input/Ou83U1C0_SCLK OUTO1St/BUSIC1 Channel 0 Shift Clock OutputBRKOUTO2St/BOCDS Break Signal OutputAD11OH / ISt/BExternal Bus Interface Address/Data Line 1U1C0_DX1DISt/BUSIC1 Channel 0 Shift Clock InputTMS_BISt/BJTAG Test Mode Selection Input84P1.2O0 / ISt/BBit 2 of Port 1, General Purpose Input/OutputCCU62_CC6O1St/BCCU62 Channel 2 OutputU1C0_SELOO2St/BUSIC1 Channel 0 Select/Control 6 OutputU2C1_SCLKO3St/BUSIC2 Channel 1 Shift Clock Output		USIC0 Channel 0 Shift Control Input	St/B	I	U0C0_DX2C		
83 P10.11 O0 / I St/B Bit 11 of Port 10, General Purpose Input/Ou 83 P10.11 O0 / I St/B USIC1 Channel 0 Shift Clock Output 00 00 St/B OCDS Break Signal Output BRKOUT O2 St/B OCDS Break Signal Output AD11 OH / I St/B External Bus Interface Address/Data Line 1 U1C0_DX1D I St/B USIC1 Channel 0 Shift Clock Input TMS_B I St/B JTAG Test Mode Selection Input 84 P1.2 O0 / I St/B Bit 2 of Port 1, General Purpose Input/Output CCU62_CC6 O1 St/B CCU62 Channel 2 Output U1C0_SELO O2 St/B USIC1 Channel 0 Select/Control 6 Output U2C1_SCLK O3 St/B USIC2 Channel 1 Shift Clock Output		USIC0 Channel 1 Shift Clock Input	St/B	1	U0C1_DX1A		
U1C0_SCLK OUT O1 St/B USIC1 Channel 0 Shift Clock Output BRKOUT O2 St/B OCDS Break Signal Output AD11 OH / I St/B External Bus Interface Address/Data Line 1 U1C0_DX1D I St/B USIC1 Channel 0 Shift Clock Input TMS_B I St/B JTAG Test Mode Selection Input 84 P1.2 O0 / I St/B Bit 2 of Port 1, General Purpose Input/Output CCU62_CC6 O1 St/B CCU62 Channel 0 Select/Control 6 Output U1C0_SELO O2 St/B USIC1 Channel 0 Select/Control 6 Output U2C1_SCLK O3 St/B USIC2 Channel 1 Shift Clock Output		JTAG Test Data Input	St/B	I	TDI_B		
OUTOUTO2St/BOCDS Break Signal OutputBRKOUTO2St/BOCDS Break Signal OutputAD11OH/ISt/BExternal Bus Interface Address/Data Line 1U1C0_DX1DISt/BUSIC1 Channel 0 Shift Clock InputTMS_BISt/BJTAG Test Mode Selection Input84P1.2O0 / ISt/BBit 2 of Port 1, General Purpose Input/OutputCCU62_CC6O1St/BCCU62 Channel 2 OutputU1C0_SELOO2St/BUSIC1 Channel 0 Select/Control 6 OutputU2C1_SCLKO3St/BUSIC2 Channel 1 Shift Clock Output	tput	Bit 11 of Port 10, General Purpose Input/Out	St/B	O0 / I	P10.11	83	
AD11 OH / I St/B External Bus Interface Address/Data Line 1 U1C0_DX1D I St/B USIC1 Channel 0 Shift Clock Input TMS_B I St/B JTAG Test Mode Selection Input 84 P1.2 O0 / I St/B Bit 2 of Port 1, General Purpose Input/Output CCU62_CC6 O1 St/B CCU62 Channel 2 Output U1C0_SELO O2 St/B USIC1 Channel 0 Select/Control 6 Output U2C1_SCLK O3 St/B USIC2 Channel 1 Shift Clock Output	USIC1 Channel 0 Shift Clock Output			01			
U1C0_DX1DISt/BUSIC1 Channel 0 Shift Clock InputTMS_BISt/BJTAG Test Mode Selection Input84P1.2O0 / ISt/BBit 2 of Port 1, General Purpose Input/OutputCCU62_CC6O1St/BCCU62 Channel 2 OutputU1C0_SELOO2St/BUSIC1 Channel 0 Select/Control 6 OutputU2C1_SCLKO3St/BUSIC2 Channel 1 Shift Clock Output		OCDS Break Signal Output	St/B	O2	BRKOUT		
TMS_B I St/B JTAG Test Mode Selection Input 84 P1.2 O0 / I St/B Bit 2 of Port 1, General Purpose Input/Output CCU62_CC6 O1 St/B CCU62 Channel 2 Output 2 U1C0_SELO O2 St/B USIC1 Channel 0 Select/Control 6 Output U2C1_SCLK O3 St/B USIC2 Channel 1 Shift Clock Output	11	External Bus Interface Address/Data Line 1	St/B	OH/I	AD11		
84 P1.2 O0 / I St/B Bit 2 of Port 1, General Purpose Input/Output CCU62_CC6 O1 St/B CCU62 Channel 2 Output 2 U1C0_SELO O2 St/B USIC1 Channel 0 Select/Control 6 Output U2C1_SCLK O3 St/B USIC2 Channel 1 Shift Clock Output		USIC1 Channel 0 Shift Clock Input	St/B	I	U1C0_DX1D		
CCU62_CC6 O1 St/B CCU62 Channel 2 Output 2 U1C0_SELO O2 St/B USIC1 Channel 0 Select/Control 6 Output 0 U2C1_SCLK O3 St/B USIC2 Channel 1 Shift Clock Output 0UT OUT O3 St/B USIC2 Channel 1 Shift Clock Output		JTAG Test Mode Selection Input	St/B	I	TMS_B		
2 -	out	Bit 2 of Port 1, General Purpose Input/Outp	St/B	O0 / I	P1.2	84	
6 U2C1_SCLK O3 St/B USIC2 Channel 1 Shift Clock Output OUT		CCU62 Channel 2 Output	St/B	01	_		
OUT .		USIC1 Channel 0 Select/Control 6 Output	St/B	02			
A10 OH St/B External Bus Interface Address Line 10		USIC2 Channel 1 Shift Clock Output	St/B	O3	_		
		External Bus Interface Address Line 10	St/B	OH	A10		
ESR1_4 I St/B ESR1 Trigger Input 4		ESR1 Trigger Input 4	St/B	I	ESR1_4		
CCU61_T12 I St/B External Run Control Input for T12 of CCU6	61	External Run Control Input for T12 of CCU6	St/B	I			
CCU62_CC6 I St/B CCU62 Channel 2 Input		CCU62 Channel 2 Input	St/B	I			
U2C1_DX0D I St/B USIC2 Channel 1 Shift Data Input		USIC2 Channel 1 Shift Data Input	St/B	1	U2C1_DX0D		
U2C1_DX1C I St/B USIC2 Channel 1 Shift Clock Input		USIC2 Channel 1 Shift Clock Input	St/B	I	U2C1_DX1C		



Table 5Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function		
85	P10.12	O0 / I	St/B	Bit 12 of Port 10, General Purpose Input/Output		
	U1C0_DOUT	01	St/B	USIC1 Channel 0 Shift Data Output		
	TDO_B	OH/I	St/B	JTAG Test Data Output / DAP1 Input/Output		
	AD12	OH/I	St/B	External Bus Interface Address/Data Line 12		
	U1C0_DX0C	1	St/B	USIC1 Channel 0 Shift Data Input		
	U1C0_DX1E	1	St/B	USIC1 Channel 0 Shift Clock Input		
86	P10.13	O0 / I	St/B	Bit 13 of Port 10, General Purpose Input/Output		
	U1C0_DOUT	01	St/B	USIC1 Channel 0 Shift Data Output		
	U1C0_SELO 3	O3	St/B	USIC1 Channel 0 Select/Control 3 Output		
	WR/WRL	ОН	St/B	External Bus Interface Write Strobe Output Active for each external write access, when \overline{WR} , active for ext. writes to the low byte, when \overline{WRL} .		
	U1C0_DX0D	1	St/B	USIC1 Channel 0 Shift Data Input		
87	P1.3	O0 / I	St/B	Bit 3 of Port 1, General Purpose Input/Output		
	CCU62_COU T63	O1	St/B	CCU62 Channel 3 Output		
	U1C0_SELO 7	O2	St/B	USIC1 Channel 0 Select/Control 7 Output		
	U2C0_SELO 4	O3	St/B	USIC2 Channel 0 Select/Control 4 Output		
	A11	OH	St/B	External Bus Interface Address Line 11		
	ESR2_4	1	St/B	ESR2 Trigger Input 4		
	CCU62_T12 HRB	I	St/B	External Run Control Input for T12 of CCU62		
89	P10.14	O0 / I	St/B	Bit 14 of Port 10, General Purpose Input/Output		
	U1C0_SELO 1	O1	St/B	USIC1 Channel 0 Select/Control 1 Output		
	U0C1_DOUT	O2	St/B	USIC0 Channel 1 Shift Data Output		
	RD	OH	St/B	External Bus Interface Read Strobe Output		
	ESR2_2	I	St/B	ESR2 Trigger Input 2		
	U0C1_DX0C	I	St/B	USIC0 Channel 1 Shift Data Input		



Table	Table 5Pin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
90	P1.4	O0 / I	St/B	Bit 4 of Port 1, General Purpose Input/Output			
	CCU62_COU T61	01	St/B	CCU62 Channel 1 Output			
	U1C1_SELO 4	02	St/B	USIC1 Channel 1 Select/Control 4 Output			
	U2C0_SELO 5	O3	St/B	USIC2 Channel 0 Select/Control 5 Output			
	A12	OH	St/B	External Bus Interface Address Line 12			
	U2C0_DX2B	I	St/B	USIC2 Channel 0 Shift Control Input			
91	P10.15	O0 / I	St/B	Bit 15 of Port 10, General Purpose Input/Output			
	U1C0_SELO 2	01	St/B	USIC1 Channel 0 Select/Control 2 Output			
	U0C1_DOUT	02	St/B	USIC0 Channel 1 Shift Data Output			
	U1C0_DOUT	O3	St/B	USIC1 Channel 0 Shift Data Output			
	ALE	OH	St/B	External Bus Interf. Addr. Latch Enable Output			
	U0C1_DX1C	I	St/B	USIC0 Channel 1 Shift Clock Input			
92	P1.5	O0 / I	St/B	Bit 5 of Port 1, General Purpose Input/Output			
	CCU62_COU T60	01	St/B	CCU62 Channel 0 Output			
	U1C1_SELO 3	02	St/B	USIC1 Channel 1 Select/Control 3 Output			
	BRKOUT	O3	St/B	OCDS Break Signal Output			
	A13	ОН	St/B	External Bus Interface Address Line 13			
	U2C0_DX0C	I	St/B	USIC2 Channel 0 Shift Data Input			



Table 5Pin Definitions and Functions (cont'd)					
Pin	Symbol	Ctrl.	Туре	Function	
93	P1.6	O0 / I	St/B	Bit 6 of Port 1, General Purpose Input/Output	
	CCU62_CC6 1	01/1	St/B	CCU62 Channel 1 Output	
	U1C1_SELO 2	O2	St/B	USIC1 Channel 1 Select/Control 2 Output	
	U2C0_DOUT	O3	St/B	USIC2 Channel 0 Shift Data Output	
	A14	OH	St/B	External Bus Interface Address Line 14	
	U2C0_DX0D	I	St/B	USIC2 Channel 0 Shift Data Input	
	CCU62_CC6 1INA	I	St/B	CCU62 Channel 1 Input	
94	P1.7	O0 / I	St/B	Bit 7 of Port 1, General Purpose Input/Output	
	CCU62_CC6 0	01	St/B	CCU62 Channel 0 Output	
	U1C1_MCLK OUT	O2	St/B	USIC1 Channel 1 Master Clock Output	
	U2C0_SCLK OUT	O3	St/B	USIC2 Channel 0 Shift Clock Output	
	A15	OH	St/B	External Bus Interface Address Line 15	
	U2C0_DX1C	I	St/B	USIC2 Channel 0 Shift Clock Input	
	CCU62_CC6 0INA	I	St/B	CCU62 Channel 0 Input	
95	XTAL2	0	Sp/M	Crystal Oscillator Amplifier Output	
96	XTAL1	I	Sp/M	Crystal Oscillator Amplifier Input To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Voltages on XTAL1 must comply to the core supply voltage V_{DDIM} .	
	ESR2_9	1	St/B	ESR2 Trigger Input 9	



Symbol	Ctrl.	Туре	Function		
PORST	1	In/B	Power On Reset Input A low level at this pin resets the XC2765X completely. A spike filter suppresses input pulses <10 ns. Input pulses >100 ns safely pass the filter. The minimum duration for a safe recognition should be 120 ns. An internal pullup device will hold this pin high when nothing is driving it.		
ESR1	O0 / I	St/B	External Service Request 1		
RxDC0E	I	St/B	CAN Node 0 Receive Data Input		
U1C0_DX0F	I	St/B	USIC1 Channel 0 Shift Data Input		
U1C0_DX2C	I	St/B	USIC1 Channel 0 Shift Control Input		
U1C1_DX0C	I	St/B	USIC1 Channel 1 Shift Data Input		
U1C1_DX2B	I	St/B	USIC1 Channel 1 Shift Control Input		
U2C1_DX2C	I	St/B	USIC2 Channel 1 Shift Control Input		
ESR0	O0 / I	St/B	External Service Request 0		
Note			Note: After power-up, ESR0 operates as open- drain bidirectional reset with a weak pull-up.		
U1C0_DX0E	I	St/B	USIC1 Channel 0 Shift Data Input		
U1C0_DX2B	I	St/B	USIC1 Channel 0 Shift Control Input		
V _{DDIM}	-	PS/M	Digital Core Supply Voltage for Domain M Decouple with a ceramic capacitor, see Table 13 for details.		
V _{DDI1}	-	PS/1	Digital Core Supply Voltage for Domain 1 Decouple with a ceramic capacitor, see Table 13 for details. All V_{DDI1} pins must be connected to each other.		
V _{DDPA}	-	PS/A	Digital Pad Supply Voltage for Domain A Connect decoupling capacitors to adjacent V_{DDP}/V_{SS} pin pairs as close as possible to the pins. Note: The A/D_Converters and ports P5, P6 and P15 are fed from supply voltage V_{DDPA} .		
	Symbol PORST PORST ESR1 RxDC0E U1C0_DX0F U1C1_DX0C U1C1_DX2C U1C1_DX2C U1C1_DX2E U1C1_DX2E U1C0_DX2E U1C0_DX0E U1C0_DX0E U1C0_DX0E V1C0_DX0E VDDIM	Symbol Ctrl. PORST I ESR1 $O0 / I$ RxDC0E I U1C0_DX0F I U1C1_DX0C I U1C1_DX2B I U2C1_DX2C I U1C0_DX2E I U1C1_DX2B I U1C1_DX2B I U1C0_DX2E I U1C0_DX2E I V1C0_DX2B I VDDIM - V_{DDI1} -	PORSTIIn/BFORSTIIn/BESR1O0 / ISt/BRxDC0EISt/BU1C0_DX0FISt/BU1C1_DX0CISt/BU1C1_DX2BISt/BU2C1_DX2CISt/BU1C0_DX2CISt/BU1C1_DX2BISt/BU1C1_DX2CISt/BU1C1_DX2BISt/BU1C0_DX0EISt/BU1C0_DX0EISt/BU1C0_DX2BISt/BVDDIM-PS/M V_{DDI1} -PS/1		

Table 5Pin Definitions and Functions (cont'd)



Pin	Symbol	Ctrl.	Туре	Function	
2, 25, 27, 50, 52, 75, 77, 100	V _{DDPB}	-	PS/B	Digital Pad Supply Voltage for Domain B Connect decoupling capacitors to adjacent $V_{\text{DDP}}/V_{\text{SS}}$ pin pairs as close as possible to the pins. Note: The on-chip voltage regulators and all ports except P5, P6 and P15 are fed from supply voltage V_{DDPB} .	
1, 26, 51,	V _{SS}	-	PS/	Digital Ground All V_{SS} pins must be connected to the ground-line or ground-plane.	
76				Note: Also the exposed pad is connected internally to V_{SS} . To improve the EMC behavior, it is recommended to connect the exposed pad to the board ground. For thermal aspects, please refer to Section 5.1 . Board layout examples are given in an application note.	

1) To generate the reference clock output for bus timing measurement, f_{SYS} must be selected as source for EXTCLK and P2.8 must be selected as output pin. Also the high-speed clock pad must be enabled. This configuration is referred to as reference clock output signal CLKOUT.

Table 5 Pin Definitions and Functions (cont'd)



Functional Description

3 Functional Description

The architecture of the XC2765X combines advantages of RISC, CISC, and DSP processors with an advanced peripheral subsystem in a well-balanced design. On-chip memory blocks allow the design of compact systems-on-silicon with maximum performance suited for computing, control, and communication.

The on-chip memory blocks (program code memory and SRAM, dual-port RAM, data SRAM) and the generic peripherals are connected to the CPU by separate high-speed buses. Another bus, the LXBus, connects additional on-chip resources and external resources (see Figure 3). This bus structure enhances overall system performance by enabling the concurrent operation of several subsystems of the XC2765X.

The block diagram gives an overview of the on-chip components and the advanced internal bus structure of the XC2765X.




Figure 3 Block Diagram



Functional Description

3.1 Memory Subsystem and Organization

The memory space of the XC2765X is configured in the von Neumann architecture. In this architecture all internal and external resources, including code memory, data memory, registers and I/O ports, are organized in the same linear address space.

This common memory space consists of 16 Mbytes organized as 256 segments of 64 Kbytes; each segment contains four data pages of 16 Kbytes. The entire memory space can be accessed bytewise or wordwise. Portions of the on-chip DPRAM and the register spaces (ESFR/SFR) additionally are directly bit addressable.

The internal data memory areas and the Special Function Register areas (SFR and ESFR) are mapped into segment 0, the system segment.

The Program Management Unit (PMU) handles all code fetches and, therefore, controls access to the program memories such as Flash memory and PSRAM.

The Data Management Unit (DMU) handles all data transfers and, therefore, controls access to the DSRAM and the on-chip peripherals.

Both units (PMU and DMU) are connected to the high-speed system bus so that they can exchange data. This is required if operands are read from program memory, code or data is written to the PSRAM, code is fetched from external memory, or data is read from or written to external resources. These include peripherals on the LXBus such as USIC or MultiCAN. The system bus allows concurrent two-way communication for maximum transfer performance.

	monitory ma	P		
Address Area	Start Loc.	End Loc.	Area Size ¹⁾	Notes
IMB register space	FF'FF00 _H	FF'FFFF _H	256 Bytes	-
Reserved (Access trap)	F0'0000 _H	FF'FEFF _H	<1 Mbyte	Minus IMB registers
Reserved for EPSRAM	E8'8000 _H	EF'FFFF _H	480 Kbytes	Mirrors EPSRAM
Emulated PSRAM	E8'0000 _H	E8'7FFF _H	32 Kbytes	Flash timing
Reserved for PSRAM	E0'8000 _H	E7'FFFF _H	480 Kbytes	Mirrors PSRAM
Program SRAM	E0'0000 _H	E0'7FFF _H	32 Kbytes	Maximum speed
Reserved for Flash	CD'0000 _H	DF'FFFF _H	<1.25 Mbytes	-
Program Flash 3	CC'0000 _H	CC'FFFF _H	64 Kbytes	-
Program Flash 2	C8'0000 _H	CB'FFFF _H	256 Kbytes	-
Program Flash 1	C4'0000 _H	C7'FFFF _H	256 Kbytes	-
Program Flash 0	C0'0000 _H	C3'FFFF _H	256 Kbytes	2)
External memory area	40'0000 _H	BF'FFFF _H	8 Mbytes	-
Available Ext. IO area ³⁾	21'0000 _H	3F'FFFF _H	< 2 Mbytes	Minus USIC/CAN

Table 6XC2765X Memory Map



Address Area	Start Loc.	End Loc.	Area Size ¹⁾	Notes		
Reserved	20'C000 _H	20'FFFF _H	16 Kbytes	-		
MultiCAN/USIC regs.	20'8000 _H	20'BFFF _H	16 Kbytes	Alternate location ⁴⁾		
Reserved	20'6000 _H	20'7FFF _H	8 Kbytes	-		
USIC registers	20'4000 _H	20'5FFF _H	8 Kbytes	Accessed via EBC		
MultiCAN registers	20'0000 _H	20'3FFF _H	16 Kbytes	Accessed via EBC		
External memory area	01'0000 _H	1F'FFFF _H	< 2 Mbytes	Minus segment 0		
SFR area	00'FE00 _H	00'FFFF _H	0.5 Kbyte	-		
Dual-Port RAM	00'F600 _H	00'FDFF _H	2 Kbytes	-		
Reserved for DPRAM	00'F200 _H	00'F5FF _H	1 Kbyte	_		
ESFR area	00'F000 _H	00'F1FF _H	0.5 Kbyte	-		
XSFR area	00'E000 _H	00'EFFF _H	4 Kbytes	-		
Data SRAM	00'A000 _H	00'DFFF _H	16 Kbytes	-		
Reserved for DSRAM	00'8000 _H	00'9FFF _H	8 Kbytes	-		
External memory area	00'0000 _H	00'7FFF _H	32 Kbytes	-		

Table 6XC2765X Memory Map (cont'd)

1) The areas marked with "<" are slightly smaller than indicated. See column "Notes".

2) The uppermost 4-Kbyte sector of the first Flash segment is reserved for internal use (C0'F000_H to C0'FFFF_H).

3) Several pipeline optimizations are not active within the external IO area. This is necessary to control external peripherals properly.

4) The alternate location for USIC and MultiCAN registers allows access to these modules using the same data page pointer.

Up to 32 Kbytes of on-chip Program SRAM (PSRAM) are provided to store user code or data. The PSRAM is accessed via the PMU and is optimized for code fetches. A section of the PSRAM with programmable size can be write-protected.

Note: The actual size of the PSRAM depends on the quoted device type.

16 Kbytes of on-chip Data SRAM (DSRAM) are used for storage of general user data. The DSRAM is accessed via a separate interface and is optimized for data access.

2 Kbytes of on-chip Dual-Port RAM (DPRAM) provide storage for user-defined variables, for the system stack, and for general purpose register banks. A register bank can consist of up to 16 word-wide (R0 to R15) and/or byte-wide (RL0, RH0, ..., RL7, RH7) General Purpose Registers (GPRs).

The upper 256 bytes of the DPRAM are directly bit addressable. When used by a GPR, any location in the DPRAM is bit addressable.



8 Kbytes of on-chip Stand-By SRAM (SBRAM) provide storage for system-relevant user data that must be preserved while the major part of the device is powered down. The SBRAM is accessed via a specific interface and is powered in domain M.

1024 bytes (2 \times **512 bytes)** of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are word-wide registers which are used to control and monitor functions of the different on-chip units. Unused SFR addresses are reserved for future members of the XC2000 Family. In order to to ensure upward compatibility they should either not be accessed or written with zeros.

In order to meet the requirements of designs where more memory is required than is available on chip, up to 12 Mbytes (approximately, see **Table 6**) of external RAM and/or ROM can be connected to the microcontroller. The External Bus Interface also provides access to external peripherals.

The on-chip Flash memory stores code, constant data, and control data. The on-chip Flash memory consists of one 64-Kbyte module (preferably for data storage) and modules with a maximum capacity of 256 Kbytes each. Each module is organized in sectors of 4 Kbytes.

The uppermost 4-Kbyte sector of segment 0 (located in Flash module 0) is used internally to store operation control parameters and protection information.

Note: The actual size of the Flash memory depends on the chosen device type.

Each sector can be separately write protected¹⁾, erased and programmed (in blocks of 128 Bytes). The complete Flash area can be read-protected. A user-defined password sequence temporarily unlocks protected areas. The Flash modules combine 128-bit read access with protected and efficient writing algorithms for programming and erasing. Dynamic error correction provides extremely high read data security for all read access operations. Access to different Flash modules can be executed in parallel. For Flash parameters, please see Section 4.5.

Memory Content Protection

The contents of on-chip memories can be protected against soft errors (induced e.g. by radiation) by activating the parity mechanism or the Error Correction Code (ECC).

The parity mechanism can detect a single-bit error and prevent the software from using incorrect data or executing incorrect instructions.

The ECC mechanism can detect and automatically correct single-bit errors. This supports the stable operation of the system.

It is strongly recommended to activate the ECC mechanism wherever possible because this dramatically increases the robustness of an application against such soft errors.

¹⁾ To save control bits, sectors are clustered for protection purposes, they remain separate for programming/erasing.



3.2 External Bus Controller

All external memory access operations are performed by a special on-chip External Bus Controller (EBC). The EBC also controls access to resources connected to the on-chip LXBus (MultiCAN and the USIC modules). The LXBus is an internal representation of the external bus that allows access to integrated peripherals and modules in the same way as to external components.

The EBC can be programmed either to Single Chip Mode, when no external memory is required, or to an external bus mode with the following selections¹⁾:

- Address Bus Width with a range of 0 ... 24-bit
- Data Bus Width 8-bit or 16-bit
- Bus Operation Multiplexed or Demultiplexed

The bus interface uses Port 10 and Port 2 for addresses and data. In the demultiplexed bus modes, the lower addresses are output separately on Port 0 and Port 1. The number of active segment address lines is selectable, restricting the external address space to 8 Mbytes ... 64 Kbytes. This is required when interface lines shall be assigned to Port 2.

External $\overline{\text{CS}}$ signals (address windows plus default) can be generated and output on Port 4 in order to save external glue logic. External modules can be directly connected to the common address/data bus and their individual select lines.

Important timing characteristics of the external bus interface are programmable (with registers TCONCSx/FCONCSx) to allow the user to adapt it to a wide range of different types of memories and external peripherals.

Access to very slow memories or modules with varying access times is supported by a special 'Ready' function. The active level of the control input signal is selectable.

In addition, up to four independent address windows may be defined (using registers ADDRSELx) to control access to resources with different bus characteristics. These address windows are arranged hierarchically where window 4 overrides window 3, and window 2 overrides window 1. All accesses to locations not covered by these four address windows are controlled by TCONCS0/FCONCS0. The currently active window can generate a chip select signal.

The external bus timing is based on the rising edge of the reference clock output CLKOUT. The external bus protocol is compatible with that of the standard C166 Family.

¹⁾ Bus modes are switched dynamically if several address windows with different mode settings are used.



3.3 Central Processing Unit (CPU)

The core of the CPU consists of a 5-stage execution pipeline with a 2-stage instructionfetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three register banks, and dedicated SFRs. The ALU features a multiply-and-divide unit, a bit-mask generator, and a barrel shifter.




Figure 4 CPU Block Diagram



With this hardware most XC2765X instructions can be executed in a single machine cycle of 12.5 ns with an 80-MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle, no matter how many bits are shifted. Also, multiplication and most MAC instructions execute in one cycle. All multiple-cycle instructions have been optimized so that they can be executed very fast; for example, a 32-/16-bit division is started within 4 cycles while the remaining cycles are executed in the background. Another pipeline optimization, the branch target prediction, eliminates the execution time of branch instructions if the prediction was correct.

The CPU has a register context consisting of up to three register banks with 16 wordwide GPRs each at its disposal. One of these register banks is physically allocated within the on-chip DPRAM area. A Context Pointer (CP) register determines the base address of the active register bank accessed by the CPU at any time. The number of these register bank copies is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 32 Kwords is provided for storage of temporary data. The system stack can be allocated to any location within the address space (preferably in the on-chip RAM area); it is accessed by the CPU with the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared with the stack pointer value during each stack access to detect stack overflow or underflow.

The high performance of the CPU hardware implementation can be best utilized by the programmer with the highly efficient XC2765X instruction set. This includes the following instruction classes:

- Standard Arithmetic Instructions
- DSP-Oriented Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



3.4 Memory Protection Unit (MPU)

The XC2765X's Memory Protection Unit (MPU) protects user-specified memory areas from unauthorized read, write, or instruction fetch accesses. The MPU can protect the whole address space including the peripheral area. This completes establisched mechanisms such as the register security mechanism or stack overrun/underrun detection.

Four Protection Levels support flexible system programming where operating system, low level drivers, and applications run on separate levels. Each protection level permits different access restrictions for instructions and/or data.

Every access is checked (if the MPU is enabled) and an access violating the permission rules will be marked as invalid and leads to a protection trap.

A set of protection registers for each protection level specifies the address ranges and the access permissions. Applications requiring more than 4 protection levels can dynamically re-program the protection registers.

3.5 Memory Checker Module (MCHK)

The XC2765X's Memory Checker Module calculates a checksum (fractional polynomial division) on a block of data, often called Cyclic Redundancy Code (CRC). It is based on a 32-bit linear feedback shift register and may, therefore, also be used to generate pseudo-random numbers.

The Memory Checker Module is a 16-bit parallel input signature compression circuitry which enables error detection within a block of data stored in memory, registers, or communicated e.g. via serial communication lines. It reduces the probability of error masking due to repeated error patterns by calculating the signature of blocks of data.

The polynomial used for operation is configurable, so most of the commonly used polynomials may be used. Also, the block size for generating a CRC result is configurable via a local counter. An interrupt may be generated if testing the current data block reveals an error.

An autonomous CRC compare circuitry is included to enable redundant error detection, e.g. to enable higher safety integrity levels.

The Memory Checker Module provides enhanced fault detection (beyond parity or ECC) for data and instructions in volatile and non volatile memories. This is especially important for the safety and reliability of embedded systems.



3.6 Interrupt System

With a minimum interrupt response time of 7/11¹⁾ CPU clocks (in the case of internal program execution), the XC2765X can react quickly to the occurrence of non-deterministic events.

The architecture of the XC2765X supports several mechanisms for fast and flexible response to service requests; these can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to be serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

Where in a standard interrupt service the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source pointer, the destination pointer, or both. An individual PEC transfer counter is implicitly decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source-related vector location. PEC services are particularly well suited to supporting the transmission or reception of blocks of data. The XC2765X has eight PEC channels, each whith fast interrupt-driven data transfer capabilities.

Each of the possible interrupt nodes has a separate control register containing an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield. Each node can be programmed by its related register to one of sixteen interrupt priority levels. Once accepted by the CPU, an interrupt service can only be interrupted by a higher-priority service request. For standard interrupt processing, each possible interrupt node has a dedicated vector location.

Fast external interrupt inputs can service external interrupts with high-precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge, or both edges).

Software interrupts are supported by the 'TRAP' instruction in combination with an individual trap (interrupt) number.

Table 7 shows all of the possible XC2765X interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not assigned to peripherals (unassigned nodes) may be used to generate software-controlled interrupt requests by setting the respective interrupt request bit (xIR).

¹⁾ Depending if the jump cache is used or not.



Table 7 XC2765X Interrupt Nodes

Source of Interrupt or PEC Service Request	Control Register	Vector Location ¹⁾	Trap Number
CAPCOM Register 16	CC2_CC16IC	xx'0040 _H	10 _H / 16 _D
CAPCOM Register 17	CC2_CC17IC	xx'0044 _H	11 _H / 17 _D
CAPCOM Register 18	CC2_CC18IC	xx'0048 _H	12 _H / 18 _D
CAPCOM Register 19	CC2_CC19IC	xx'004C _H	13 _H / 19 _D
CAPCOM Register 20, or USIC0 Channel 0, Request 3	CC2_CC20IC	xx'0050 _H	14 _H / 20 _D
CAPCOM Register 21, or USIC0 Channel 1, Request 3	CC2_CC21IC	xx'0054 _H	15 _H / 21 _D
CAPCOM Register 22, or USIC1 Channel 0, Request 3	CC2_CC22IC	xx'0058 _H	16 _H / 22 _D
CAPCOM Register 23, or USIC1 Channel 1, Request 3	CC2_CC23IC	xx'005C _H	17 _H / 23 _D
CAPCOM Register 24	CC2_CC24IC	xx'0060 _H	18 _H / 24 _D
CAPCOM Register 25	CC2_CC25IC	xx'0064 _H	19 _H / 25 _D
CAPCOM Register 26	CC2_CC26IC	xx'0068 _H	1A _H / 26 _D
CAPCOM Register 27	CC2_CC27IC	xx'006C _H	1B _H / 27 _D
CAPCOM Register 28, or USIC2 Channel 0, Request 3	CC2_CC28IC	xx'0070 _H	1C _H / 28 _D
CAPCOM Register 29, or USIC2 Channel 1, Request 3	CC2_CC29IC	xx'0074 _H	1D _H / 29 _D
CAPCOM Register 30, or SCU Request 2	CC2_CC30IC	xx'0078 _H	1E _H / 30 _D
CAPCOM Register 31, or SCU Request 3	CC2_CC31IC	xx'007C _H	1F _H / 31 _D
GPT1 Timer 2	GPT12E_T2IC	xx'0080 _H	20 _H / 32 _D
GPT1 Timer 3	GPT12E_T3IC	xx'0084 _H	21 _H / 33 _D
GPT1 Timer 4	GPT12E_T4IC	xx'0088 _H	22 _H / 34 _D
GPT2 Timer 5	GPT12E_T5IC	xx'008C _H	23 _H / 35 _D
GPT2 Timer 6	GPT12E_T6IC	xx'0090 _H	24 _H / 36 _D
GPT2 CAPREL Register	GPT12E_CRIC	xx'0094 _H	25 _H / 37 _D
CAPCOM Timer 7	CC2_T7IC	xx'0098 _H	26 _H / 38 _D
CAPCOM Timer 8	CC2_T8IC	xx'009C _H	27 _H / 39 _D



Table 7XC2765X Interrupt Nodes (cont'd)						
Source of Interrupt or PEC Service Request	Control Register	Vector Location ¹⁾	Trap Number			
A/D Converter Request 0	ADC_0IC	xx'00A0 _H	28 _H / 40 _D			
A/D Converter Request 1	ADC_1IC	xx'00A4 _H	29 _H / 41 _D			
A/D Converter Request 2	ADC_2IC	xx'00A8 _H	2A _H / 42 _D			
A/D Converter Request 3	ADC_3IC	xx'00AC _H	2B _H / 43 _D			
A/D Converter Request 4	ADC_4IC	xx'00B0 _H	2C _H / 44 _D			
A/D Converter Request 5	ADC_5IC	xx'00B4 _H	2D _H / 45 _D			
A/D Converter Request 6	ADC_6IC	xx'00B8 _H	2E _H / 46 _D			
A/D Converter Request 7	ADC_7IC	xx'00BC _H	2F _H / 47 _D			
CCU60 Request 0	CCU60_0IC	xx'00C0 _H	30 _H / 48 _D			
CCU60 Request 1	CCU60_1IC	xx'00C4 _H	31 _H / 49 _D			
CCU60 Request 2	CCU60_2IC	xx'00C8 _H	32 _H / 50 _D			
CCU60 Request 3	CCU60_3IC	xx'00CC _H	33 _H / 51 _D			
CCU61 Request 0	CCU61_0IC	xx'00D0 _H	34 _H / 52 _D			
CCU61 Request 1	CCU61_1IC	xx'00D4 _H	35 _H / 53 _D			
CCU61 Request 2	CCU61_2IC	xx'00D8 _H	36 _H / 54 _D			
CCU61 Request 3	CCU61_3IC	xx'00DC _H	37 _H / 55 _D			
CCU62 Request 0	CCU62_0IC	xx'00E0 _H	38 _H / 56 _D			
CCU62 Request 1	CCU62_1IC	xx'00E4 _H	39 _H / 57 _D			
CCU62 Request 2	CCU62_2IC	xx'00E8 _H	3A _H / 58 _D			
CCU62 Request 3	CCU62_3IC	xx'00EC _H	3B _H / 59 _D			
CCU63 Request 0	CCU63_0IC	xx'00F0 _H	3C _H / 60 _D			
CCU63 Request 1	CCU63_1IC	xx'00F4 _H	3D _H / 61 _D			
CCU63 Request 2	CCU63_2IC	xx'00F8 _H	3E _H / 62 _D			
CCU63 Request 3	CCU63_3IC	$xx'00FC_{H}$	3F _H / 63 _D			
CAN Request 0	CAN_0IC	xx'0100 _H	40 _H / 64 _D			
CAN Request 1	CAN_1IC	xx'0104 _H	41 _H / 65 _D			
CAN Request 2	CAN_2IC	xx'0108 _H	42 _H / 66 _D			
CAN Request 3	CAN_3IC	xx'010C _H	43 _H / 67 _D			
CAN Request 4	CAN_4IC	xx'0110 _H	44 _H / 68 _D			
CAN Request 5	CAN_5IC	xx'0114 _H	45 _H / 69 _D			

VOOTCEV Int + Node - 1 ر ام رب



Source of Interrupt or PEC Service Request	Control Register	Vector Location ¹⁾	Trap Number
CAN Request 6	CAN_6IC	xx'0118 _H	46 _H / 70 _D
CAN Request 7	CAN_7IC	xx'011C _H	47 _H / 71 _D
CAN Request 8	CAN_8IC	xx'0120 _H	48 _H / 72 _D
CAN Request 9	CAN_9IC	xx'0124 _H	49 _H / 73 _D
CAN Request 10	CAN_10IC	xx'0128 _H	4A _H / 74 _D
CAN Request 11	CAN_11IC	xx'012C _H	4B _H / 75 _D
CAN Request 12	CAN_12IC	xx'0130 _H	4C _H / 76 _D
CAN Request 13	CAN_13IC	xx'0134 _H	4D _H / 77 _D
CAN Request 14	CAN_14IC	xx'0138 _H	4E _H / 78 _D
CAN Request 15	CAN_15IC	xx'013C _H	4F _H / 79 _D
USIC0 Channel 0, Request 0	U0C0_0IC	xx'0140 _H	50 _H / 80 _D
USIC0 Channel 0, Request 1	U0C0_1IC	xx'0144 _H	51 _H / 81 _D
USIC0 Channel 0, Request 2	U0C0_2IC	xx'0148 _H	52 _H / 82 _D
USIC0 Channel 1, Request 0	U0C1_0IC	xx'014C _H	53 _H / 83 _D
USIC0 Channel 1, Request 1	U0C1_1IC	xx'0150 _H	54 _H / 84 _D
USIC0 Channel 1, Request 2	U0C1_2IC	xx'0154 _H	55 _H / 85 _D
USIC1 Channel 0, Request 0	U1C0_0IC	xx'0158 _H	56 _H / 86 _D
USIC1 Channel 0, Request 1	U1C0_1IC	xx'015C _H	57 _H / 87 _D
USIC1 Channel 0, Request 2	U1C0_2IC	xx'0160 _H	58 _H / 88 _D
USIC1 Channel 1, Request 0	U1C1_0IC	xx'0164 _H	59 _H / 89 _D
USIC1 Channel 1, Request 1	U1C1_1IC	xx'0168 _H	5A _H / 90 _D
USIC1 Channel 1, Request 2	U1C1_2IC	xx'016C _H	5B _H / 91 _D
USIC2 Channel 0, Request 0	U2C0_0IC	xx'0170 _H	5C _H / 92 _D
USIC2 Channel 0, Request 1	U2C0_1IC	xx'0174 _H	5D _H / 93 _D
USIC2 Channel 0, Request 2	U2C0_2IC	xx'0178 _H	5E _H / 94 _D
USIC2 Channel 1, Request 0	U2C1_0IC	xx'017C _H	5F _H / 95 _D
USIC2 Channel 1, Request 1	U2C1_1IC	xx'0180 _H	60 _H / 96 _D
USIC2 Channel 1, Request 2	U2C1_2IC	xx'0184 _H	61 _H / 97 _D
		xx'0188 _H	62 _H / 98 _D
		xx'018C _H	63 _H / 99 _D

Table 7 XC2765X Interrupt Nodes (cont'd)



Source of Interrupt or PEC Service Request	Control Register	Vector Location ¹⁾	Trap Number	
		xx'0190 _H	64 _H / 100 _D	
		xx'0194 _H	65 _H / 101 _D	
		xx'0198 _H	66 _H / 102 _D	
		xx'019C _H	67 _H / 103 _D	
SCU External Request 0	SCU_ERU_0IC	xx'01A0 _H	68 _H / 104 _D	
SCU External Request 1	SCU_ERU_1IC	xx'01A4 _H	69 _H / 105 _D	
SCU External Request 2	SCU_ERU_2IC	xx'01A8 _H	6A _H / 106 _D	
SCU Request 1	SCU_1IC	xx'01AC _H	6B _H / 107 _D	
SCU Request 0	SCU_0IC	xx'01B0 _H	6C _H / 108 _D	
SCU External Request 3	SCU_ERU_3IC	xx'01B4 _H	6D _H / 109 _D	
RTC	RTC_IC	xx'01B8 _H	6E _H / 110 _D	
End of PEC Subchannel	EOPIC	xx'01BC _H	6F _H / 111 _D	

Table 7XC2765X Interrupt Nodes (cont'd)

 Register VECSEG defines the segment where the vector table is located. Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table represents the default setting with a distance of 4 (two words) between two vectors.

Note: Vector locations without an associated interrupt control register are not assigned and are reserved.



The XC2765X includes an excellent mechanism to identify and process exceptions or error conditions that arise during run-time, the so-called 'Hardware Traps'. A hardware trap causes an immediate non-maskable system reaction similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is also indicated by a single bit in the trap flag register (TFR). Unless another higher-priority trap service is in progress, a hardware trap will interrupt any ongoing program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

 Table 8 shows all possible exceptions or error conditions that can arise during runtime:

Exception Condition	Trap Flag	Trap Vector	Vector Location ¹⁾	Trap Number	Trap Priority
Reset Functions	-	RESET	xx'0000 _H	00 _H	III
 Class A Hardware Traps: System Request 0 Stack Overflow Stack Underflow Software Break 	SR0 STKOF STKUF SOFTBRK	SR0TRAP STOTRAP STUTRAP SBRKTRAP	xx'0008 _H xx'0010 _H xx'0018 _H xx'0020 _H	02 _H 04 _H 06 _H 08 _H	
 Class B Hardware Traps: System Request 1 Memory Protection Undefined Opcode Memory Access Error Protected Instruction Fault Illegal Word Operand Access 	SR1 MPR/W/X UNDOPC ACER PRTFLT ILLOPA	BTRAP BTRAP BTRAP BTRAP BTRAP BTRAP	xx'0028 _H xx'0028 _H xx'0028 _H xx'0028 _H xx'0028 _H xx'0028 _H xx'0028 _H	0A _H 0A _H 0A _H 0A _H 0A _H	
Reserved	-	-	[2C _H - 3C _H]	[0B _H - 0F _H]	-
Software Traps: • TRAP Instruction	-	_	Any [xx'0000 _H - xx'01FC _H] in steps of 4 _H	Any [00 _н - 7F _н]	Current CPU Priority

Table 8 Trap Summary

1) Register VECSEG defines the segment where the vector table is located to.

Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table represents the default setting, with a distance of 4 (two words) between two vectors.



3.7 On-Chip Debug Support (OCDS)

The On-Chip Debug Support system built into the XC2765X provides a broad range of debug and emulation features. User software running on the XC2765X can be debugged within the target system environment.

The OCDS is controlled by an external debugging device via the debug interface. This either consists of the 2-pin Device Access Port (DAP) or of the JTAG port conforming to IEEE-1149. The debug interface can be completed with an optional break interface.

The debugger controls the OCDS with a set of dedicated registers accessible via the debug interface (DAP or JTAG). In addition the OCDS system can be controlled by the CPU, e.g. by a monitor program. An injection interface allows the execution of OCDS-generated instructions by the CPU.

Multiple breakpoints can be triggered by on-chip hardware, by software, or by an external trigger input. Single stepping is supported, as is the injection of arbitrary instructions and read/write access to the complete internal address space. A breakpoint trigger can be answered with a CPU halt, a monitor call, a data transfer, or/and the activation of an external signal.

Tracing data can be obtained via the debug interface, or via the external bus interface for increased performance.

The DAP interface uses two interface signals, the JTAG interface uses four interface signals, to communicate with external circuitry. The debug interface can be amended with two optional break lines.



3.8 Capture/Compare Unit (CAPCOM2)

The CAPCOM2 unit supports generation and control of timing sequences on up to 16 channels with a maximum resolution of one system clock cycle (eight cycles in staggered mode). The CAPCOM2 unit is typically used to handle high-speed I/O tasks such as pulse and waveform generation, pulse width modulation (PWM), digital to analog (D/A) conversion, software timing, or time recording with respect to external events.

Two 16-bit timers (T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to a number of prescaled values of the internal system clock. It may also be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range for the timer period and resolution while allowing precise adjustments for application-specific requirements. An external count input for CAPCOM2 timer T7 allows event scheduling for the capture/compare registers with respect to external events.

The capture/compare register array contains 16 dual purpose capture/compare registers. Each may be individually allocated to either CAPCOM2 timer T7 or T8 and programmed for a capture or compare function.

Each register of the CAPCOM2 module has one port pin associated with it.A port pin is associated with 12 registers of the CAPCOM2 module. This serves as an input pin to trigger the capture function or as an output pin to indicate the occurrence of a compare event.

Compare Modes	Function
Mode 0	Interrupt-only compare mode; Several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; Several compare events per timer period are possible
Mode 2	Interrupt-only compare mode; Only one compare interrupt per timer period is generated
Mode 3	Pin set '1' on match; pin reset '0' on compare timer overflow; Only one compare event per timer period is generated
Double Register Mode	Two registers operate on one pin; Pin toggles on each compare match; Several compare events per timer period are possible
Single Event Mode	Generates single edges or pulses; Can be used with any compare mode

Table 9	Compare Modes (CAPCOM2)	
---------	-------------------------	--



When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured') into the capture/compare register in response to an external event at the port pin associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event.

The contents of all registers selected for one of the five compare modes are continuously compared with the contents of the allocated timers.

When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the compare mode selected.




Figure 5 CAPCOM2 Unit Block Diagram



3.9 Capture/Compare Units CCU6x

The XC2765X types feature several CCU6 units (CCU60, CCU61, CCU62, CCU63).

The CCU6 is a high-resolution capture and compare unit with application-specific modes. It provides inputs to start the timers synchronously, an important feature in devices with several CCU6 modules.

The module provides two independent timers (T12, T13), that can be used for PWM generation, especially for AC motor control. Additionally, special control modes for block commutation and multi-phase machines are supported.

Timer 12 Features

- Three capture/compare channels, where each channel can be used either as a capture or as a compare channel.
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and low-side switches)
- 16-bit resolution, maximum count frequency = peripheral clock
- Dead-time control for each channel to avoid short circuits in the power stage
- Concurrent update of the required T12/13 registers
- Center-aligned and edge-aligned PWM can be generated
- Single-shot mode supported
- · Many interrupt request sources
- Hysteresis-like control mode
- Automatic start on a HW event (T12HR, for synchronization purposes)

Timer 13 Features

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock
- Can be synchronized to T12
- Interrupt generation at period match and compare match
- Single-shot mode supported
- Automatic start on a HW event (T13HR, for synchronization purposes)

Additional Features

- Block commutation for brushless DC drives implemented
- Position detection via Hall sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- Control modes for multi-channel AC drives
- Output levels can be selected and adapted to the power stage






Figure 6 Mod_Name Block Diagram

Timer T12 can work in capture and/or compare mode for its three channels. The modes can also be combined. Timer T13 can work in compare mode only. The multi-channel control unit generates output patterns that can be modulated by timer T12 and/or timer T13. The modulation sources can be selected and combined for signal modulation.



3.10 General Purpose Timer (GPT12E) Unit

The GPT12E unit is a very flexible multifunctional timer/counter structure which can be used for many different timing tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT12E unit incorporates five 16-bit timers organized in two separate modules, GPT1 and GPT2. Each timer in each module may either operate independently in a number of different modes or be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation: Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the system clock and divided by a programmable prescaler. Counter Mode allows timer clocking in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes each timer has one associated port pin (TxIN) which serves as a gate or clock input. The maximum resolution of the timers in module GPT1 is 4 system clock cycles.

The counting direction (up/down) for each timer can be programmed by software or altered dynamically by an external signal on a port pin (TxEUD), e.g. to facilitate position tracking.

In Incremental Interface Mode the GPT1 timers can be directly connected to the incremental position sensor signals A and B through their respective inputs TxIN and TxEUD. Direction and counting signals are internally derived from these two input signals, so that the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components. It may also be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to the basic operating modes, T2 and T4 may be configured as reload or capture register for timer T3. A timer used as capture or reload register is stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at the associated input pin (TxIN). Timer T3 is reloaded with the contents of T2 or T4, triggered either by an external signal or a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be continuously generated without software intervention.






Figure 7 Block Diagram of GPT1



With its maximum resolution of 2 system clock cycles, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The counting direction (up/down) for each timer can be programmed by software or altered dynamically with an external signal on a port pin (TxEUD¹). Concatenation of the timers is supported with the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.


The state of this latch may be used to clock timer T5, and/or it may be output on pin T6OUT. The overflows/underflows of timer T6 can also be used to clock the CAPCOM2 timers and to initiate a reload from the CAPREL register.

The CAPREL register can capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN); timer T5 may optionally be cleared after the capture procedure. This allows the XC2765X to measure absolute time differences or to perform pulse multiplication without software overhead.

The capture trigger (timer T5 to CAPREL) can also be generated upon transitions of GPT1 timer T3 inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.

¹⁾ Exception: T5EUD is not connected to a pin.









3.11 Real Time Clock

The Real Time Clock (RTC) module of the XC2765X can be clocked with a clock signal selected from internal sources or external sources (pins).

The RTC basically consists of a chain of divider blocks:

- Selectable 32:1 and 8:1 dividers (on off)
- The reloadable 16-bit timer T14
- The 32-bit RTC timer block (accessible via registers RTCH and RTCL) consisting of: – a reloadable 10-bit timer
 - a reloadable 6-bit timer
 - a reloadable 6-bit timer
 - a reloadable 10-bit timer

All timers count up. Each timer can generate an interrupt request. All requests are combined to a common node request.




Figure 9 RTC Block Diagram

Note: The registers associated with the RTC are only affected by a power reset.



The RTC module can be used for different purposes:

- · System clock to determine the current time and date
- Cyclic time-based interrupt, to provide a system time tick independent of CPU frequency and other resources
- 48-bit timer for long-term measurements
- Alarm interrupt at a defined time



3.12 A/D Converters

For analog signal measurement, up to two 10-bit A/D converters (ADC0, ADC1) with 11 + 5 multiplexed input channels and a sample and hold circuit have been integrated on-chip. 4 inputs can be converted by both A/D converters. Conversions use the successive approximation method. The sample time (to charge the capacitors) and the conversion time are programmable so that they can be adjusted to the external circuit. The A/D converters can also operate in 8-bit conversion mode, further reducing the conversion time.

Several independent conversion result registers, selectable interrupt requests, and highly flexible conversion sequences provide a high degree of programmability to meet the application requirements. Both modules can be synchronized to allow parallel sampling of two input channels.

For applications that require more analog input channels, external analog multiplexers can be controlled automatically. For applications that require fewer analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converters of the XC2765X support two types of request sources which can be triggered by several internal and external events.

- Parallel requests are activated at the same time and then executed in a predefined sequence.
- Queued requests are executed in a user-defined sequence.

In addition, the conversion of a specific channel can be inserted into a running sequence without disturbing that sequence. All requests are arbitrated according to the priority level assigned to them.

Data reduction features reduce the number of required CPU access operations allowing the precise evaluation of analog inputs (high conversion rate) even at a low CPU speed. Result data can be reduced by limit checking or accumulation of results.

The Peripheral Event Controller (PEC) can be used to control the A/D converters or to automatically store conversion results to a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer. Each A/D converter contains eight result registers which can be concatenated to build a result FIFO. Wait-for-read mode can be enabled for each result register to prevent the loss of conversion data.

In order to decouple analog inputs from digital noise and to avoid input trigger noise, those pins used for analog input can be disconnected from the digital input stages. This can be selected for each pin separately with the Port x Digital Input Disable registers.

The Auto-Power-Down feature of the A/D converters minimizes the power consumption when no conversion is in progress.

Broken wire detection for each channel and a multiplexer test mode provide information to verify the proper operation of the analog signal sources (e.g. a sensor system).



3.13 Universal Serial Interface Channel Modules (USIC)

The XC2765X features several USIC modules (USIC0, USIC1, USIC2), each providing two serial communication channels.

The Universal Serial Interface Channel (USIC) module is based on a generic data shift and data storage structure which is identical for all supported serial communication protocols. Each channel supports complete full-duplex operation with a basic data buffer structure (one transmit buffer and two receive buffer stages). In addition, the data handling software can use FIFOs.

The protocol part (generation of shift clock/data/control signals) is independent of the general part and is handled by protocol-specific preprocessors (PPPs).

The USIC's input/output lines are connected to pins by a pin routing unit. The inputs and outputs of each USIC channel can be assigned to different interface pins, providing great flexibility to the application software. All assignments can be made during runtime.




Figure 10 General Structure of a USIC Module

The regular structure of the USIC module brings the following advantages:

- Higher flexibility through configuration with same look-and-feel for data management
- Reduced complexity for low-level drivers serving different protocols
- Wide range of protocols with improved performances (baud rate, buffer handling)



Target Protocols

Each USIC channel can receive and transmit data frames with a selectable data word width from 1 to 16 bits in each of the following protocols:

- UART (asynchronous serial channel)
 - module capability: maximum baud rate = f_{SYS} / 4
 - data frame length programmable from 1 to 63 bits
 - MSB or LSB first
- LIN Support (Local Interconnect Network)
 - module capability: maximum baud rate = f_{SYS} / 16
 - checksum generation under software control
 - baud rate detection possible by built-in capture event of baud rate generator
- SSC/SPI/QSPI (synchronous serial channel with or without data buffer)
 - module capability: maximum baud rate = f_{SYS} / 2, limited by loop delay
 - number of data bits programmable from 1 to 63, more with explicit stop condition
 - MSB or LSB first
 - optional control of slave select signals
- IIC (Inter-IC Bus)
 - supports baud rates of 100 kbit/s and 400 kbit/s
- **IIS** (Inter-IC Sound Bus)
 - module capability: maximum baud rate = f_{SYS} / 2
- Note: Depending on the selected functions (such as digital filters, input synchronization stages, sample point adjustment, etc.), the maximum achievable baud rate can be limited. Please note that there may be additional delays, such as internal or external propagation delays and driver delays (e.g. for collision detection in UART mode, for IIC, etc.).



3.14 MultiCAN Module

The MultiCAN module contains independently operating CAN nodes with Full-CAN functionality which are able to exchange Data and Remote Frames using a gateway function. Transmission and reception of CAN frames is handled in accordance with CAN specification V2.0 B (active). Each CAN node can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

All CAN nodes share a common set of message objects. Each message object can be individually allocated to one of the CAN nodes. Besides serving as a storage container for incoming and outgoing frames, message objects can be combined to build gateways between the CAN nodes or to set up a FIFO buffer.

Note: The number of CAN nodes and message objects depends on the selected device type.

The message objects are organized in double-chained linked lists, where each CAN node has its own list of message objects. A CAN node stores frames only into message objects that are allocated to its own message object list and it transmits only messages belonging to this message object list. A powerful, command-driven list controller performs all message object list operations.




Figure 11 Block Diagram of MultiCAN Module



MultiCAN Features

- CAN functionality conforming to CAN specification V2.0 B active for each CAN node (compliant to ISO 11898)
- Independent CAN nodes
- Set of independent message objects (shared by the CAN nodes)
- Dedicated control registers for each CAN node
- Data transfer rate up to 1 Mbit/s, individually programmable for each node
- Flexible and powerful message transfer control and error handling capabilities
- Full-CAN functionality for message objects:
 - Can be assigned to one of the CAN nodes
 - Configurable as transmit or receive objects, or as message buffer FIFO
 - Handle 11-bit or 29-bit identifiers with programmable acceptance mask for filtering
 - Remote Monitoring Mode, and frame counter for monitoring
- Automatic Gateway Mode support
- 16 individually programmable interrupt nodes
- Analyzer mode for CAN bus monitoring

3.15 System Timer

The System Timer consists of a programmable prescaler and two concatenated timers (10 bits and 6 bits). Both timers can generate interrupt requests. The clock source can be selected and the timers can also run during power reduction modes.

Therefore, the System Timer enables the software to maintain the current time for scheduling functions or for the implementation of a clock.



3.16 Watchdog Timer

The Watchdog Timer is one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after an application reset of the chip. It can be disabled and enabled at any time by executing the instructions DISWDT and ENWDT respectively. The software has to service the Watchdog Timer before it overflows. If this is not the case because of a hardware or software failure, the Watchdog Timer overflows, generating a prewarning interrupt and then a reset request.

The Watchdog Timer is a 16-bit timer clocked with the system clock divided by 16,384 or 256. The Watchdog Timer register is set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the Watchdog Timer is reloaded and the prescaler is cleared.

Time intervals between 3.2 μ s and 13.4 s can be monitored (@ 80 MHz). The default Watchdog Timer interval after power-up is 6.5 ms (@ 10 MHz).

3.17 Clock Generation

The Clock Generation Unit can generate the system clock signal f_{SYS} for the XC2765X from a number of external or internal clock sources:

- External clock signals with pad voltage or core voltage levels
- External crystal or resonator using the on-chip oscillator
- On-chip clock source for operation without crystal/resonator
- Wake-up clock (ultra-low-power) to further reduce power consumption

The programmable on-chip PLL with multiple prescalers generates a clock signal for maximum system performance from standard crystals, a clock input signal, or from the on-chip clock source. See also **Section 4.6.2**.

The Oscillator Watchdog (OWD) generates an interrupt if the crystal oscillator frequency falls below a certain limit or stops completely. In this case, the system can be supplied with an emergency clock to enable operation even after an external clock failure.

All available clock signals can be output on one of two selectable pins.



3.18 Parallel Ports

The XC2765X provides up to 76 I/O lines which are organized into 7 input/output ports and 2 input ports. All port lines are bit-addressable, and all input/output lines can be individually (bit-wise) configured via port control registers. This configuration selects the direction (input/output), push/pull or open-drain operation, activation of pull devices, and edge characteristics (shape) and driver characteristics (output current) of the port drivers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. During the internal reset, all port pins are configured as inputs without pull devices active.

All port lines have alternate input or output functions associated with them. These alternate functions can be programmed to be assigned to various port pins to support the best utilization for a given application. For this reason, certain functions appear several times in **Table 10**.

All port lines that are not used for alternate functions may be used as general purpose I/O lines.

Port	Width	I/O	Connected Modules
P0	8	I/O	EBC (A7A0), CCU6, USIC, CAN
P1	8	I/O	EBC (A15A8), CCU6, USIC
P2	14	I/O	EBC (READY, BHE, A23A16, AD15AD13, D15D13), CAN, CC2, GPT12E, USIC, DAP/JTAG
P4	4	I/O	EBC (CS3CS0), CC2, CAN, GPT12E, USIC
P5	11	I	Analog Inputs, CCU6, DAP/JTAG, GPT12E, CAN
P6	3	I/O	ADC, CAN, GPT12E
P7	5	I/O	CAN, GPT12E, SCU, DAP/JTAG, CCU6, ADC, USIC
P10	16	I/O	EBC(ALE, RD, WR, AD12AD0, D12D0), CCU6, USIC, DAP/JTAG, CAN
P15	5	I	Analog Inputs, GPT12E

Table 10Summary of the XC2765X's Ports



3.19 Instruction Set Summary

 Table 11 lists the instructions of the XC2765X.

The addressing modes that can be used with a specific instruction, the function of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "Instruction Set Manual".

This document also provides a detailed description of each instruction.

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16- \times 16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise exclusive OR, (word/byte operands)	2/4
BCLR/BSET	Clear/Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND/BOR/BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/BFLDL	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL/SHR	Shift left/right direct word GPR	2

Table 11 Instruction Set Summary



Table 11 Inst	truction Set Summary (cont'd)	
Mnemonic	Description	Bytes
ROL/ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2
MOV(B)	Move word (byte) data	2/4
MOVBS/Z	Move byte operand to word op. with sign/zero extension	2/4
JMPA/I/R	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
JB(C)	Jump relative if direct bit is set (and clear bit)	4
JNB(S)	Jump relative if direct bit is not set (and set bit)	4
CALLA/I/R	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH/POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack and update register with word operand	4
RET(P)	Return from intra-segment subroutine (and pop direct word register from system stack)	2
RETS	Return from inter-segment subroutine	2
RETI	Return from interrupt service subroutine	2
SBRK	Software Break	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Unused instruction ¹⁾	4
SRVWDT	Service Watchdog Timer	4
DISWDT/ENWDT	Disable/Enable Watchdog Timer	4
EINIT	End-of-Initialization Register Lock	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4



Table 11Instruction Set Summary (cont'd)				
Mnemonic	Description	Bytes		
NOP	Null operation	2		
CoMUL/CoMAC	Multiply (and accumulate)	4		
CoADD/CoSUB	Add/Subtract	4		
Co(A)SHR	(Arithmetic) Shift right	4		
CoSHL	Shift left	4		
CoLOAD/STORE	Load accumulator/Store MAC register	4		
CoCMP	Compare	4		
CoMAX/MIN	Maximum/Minimum	4		
CoABS/CoRND	Absolute value/Round accumulator	4		
CoMOV	Data move	4		
CoNEG/NOP	Negate accumulator/Null operation	4		

1) The Enter Power Down Mode instruction is not used in the XC2765X, due to the enhanced power control scheme. PWRDN will be correctly decoded, but will trigger no action.



Electrical Parameters

4 Electrical Parameters

The operating range for the XC2765X is defined by its electrical parameters. For proper operation the specified limits must be respected during system design

4.1 General Parameters

These parameters are valid for all subsequent descriptions, unless otherwise noted.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Storage temperature	T _{ST}	-65	-	150	°C	_
Junction temperature	TJ	-40	-	150	°C	under bias
Voltage on $V_{\rm DDI}$ pins with respect to ground ($V_{\rm SS}$)	$V_{ m DDIM}, \ V_{ m DDI1}$	-0.5	-	1.65	V	-
Voltage on V_{DDP} pins with respect to ground (V_{SS})	$V_{ m DDPA},\ V_{ m DDPB}$	-0.5	-	6.0	V	-
Voltage on any pin with respect to ground $(V_{\rm SS})$	V _{IN}	-0.5	-	V _{DDP} + 0.5	V	$V_{\rm IN} < V_{\rm DDPmax}$
Input current on any pin during overload condition	-	-10	-	10	mA	1)
Absolute sum of all input currents during overload condition	-	-	-	100	mA	-
Output current on any pin	$I_{\rm OH}, I_{\rm OL}$	-	-	30	mA	-

 Table 12
 Absolute Maximum Rating Parameters

1) One of these limits must be kept.

Keeping $V_{\rm IN}$ within the given limits avoids damage due to overload conditions.

Note: Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for an extended time may affect device reliability. During absolute maximum rating overload conditions ($V_{IN} > V_{DDP}$ or $V_{IN} < V_{SS}$) the voltage on V_{DDP} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.



Electrical Parameters

Operating Conditions

The following operating conditions must not be exceeded to ensure correct operation of the XC2765X. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Note: Typical parameter values refer to room temperature and nominal supply voltage, minimum/maximum parameter values also include conditions of minimum/maximum temperature and minimum/maximum supply voltage. Additional details are described where applicable.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.	-	Test Condition
Digital core supply voltage	V _{DDI}	1.4	_	1.6	V	
Digital supply voltage for IO pads and voltage regulators, upper voltage range	$V_{ m DDPA}, V_{ m DDPB}$	4.5	5.0	5.5	V	1)
Digital supply voltage for IO pads and voltage regulators, lower voltage range	$V_{ m DDPA}, V_{ m DDPB}$	3.0	3.3	4.5	V	1)
Digital ground voltage	V _{SS}	0	-	0	V	Reference voltage
Overload current	I _{OV}	-5	_	5	mA	Per IO pin ²⁾³⁾
		-2	-	5	mA	Per analog input pin ²⁾³⁾
Overload positive current coupling factor for analog inputs ⁴⁾	K _{ova}	-	1.0 × 10 ⁻⁶	1.0 × 10 ⁻⁴	-	<i>I</i> _{OV} > 0 ₃₎
Overload negative current coupling factor for analog inputs ⁴⁾	K _{ova}	-	2.5 × 10 ⁻⁴	1.5 × 10 ⁻³	-	<i>I</i> _{OV} < 0 ₃₎
Overload positive current coupling factor for digital I/O pins ⁴⁾	K _{ovd}	-	1.0 × 10 ⁻⁴	5.0 × 10 ⁻³	-	<i>I</i> _{OV} > 0 ₃₎
Overload negative current coupling factor for digital I/O pins ⁴⁾	K _{OVD}	-	1.0 × 10 ⁻²	3.0 × 10 ⁻²	-	<i>I</i> _{OV} < 0 ₃₎

Table 13 Operating Condition Parameters



Electrical Parameters

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Absolute sum of overload currents	ΣΙΙΟΥΙ	-	-	50	mA	3)
External Pin Load Capacitance	CL	-	20 ⁵⁾	-	pF	Pin drivers in default mode ⁶⁾
Voltage Regulator Buffer Capacitance for DMP_M	$C_{\rm EVRM}$	1.0	-	4.7	μF	7)
Voltage Regulator Buffer Capacitance for DMP_1	$C_{\rm EVR1}$	0.47	-	2.2	μF	One for each supply pin ⁷⁾
Operating frequency	$f_{\rm SYS}$	-	-	80	MHz	8)
Ambient temperature	T _A	_	_	_	°C	

Table 13Operating Condition Parameters (cont'd)

1) Performance of pad drivers, A/D Converter, and Flash module depends on V_{DDP} .

- 2) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range: V_{OV} > V_{IHmax} (I_{OV} > 0) or V_{OV} < V_{ILmin} (I_{OV} < 0). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltages must remain within the specified limits. Proper operation under overload conditions depends on the application. Overload conditions must not occur on pin XTAL1 (powered by V_{DDIM}).
- 3) Not subject to production test verified by design/characterization.
- 4) An overload current (I_{OV}) through a pin injects an error current (I_{INJ}) into the adjacent pins. This error current adds to that pin's leakage current (I_{OZ}). The value of the error current depends on the overload current and is defined by the overload coupling factor K_{OV} . The polarity of the injected error current is reversed from the polarity of the overload current that produces it.

The total current through a pin is $|I_{TOT}| = |I_{OZ}| + (|I_{OV}| \times K_{OV})$. The additional error current may distort the input voltage on analog inputs.

- 5) This is the reference load. For bigger capacitive loads, use the derating factors from **Section 4.6.4**.
- 6) The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output current may lead to increased delays or reduced driving capability (C_L).
- 7) To ensure the stability of the voltage regulators the EVRs must be buffered with ceramic capacitors. Separate buffer capacitors with the recomended values shall be connected as close as possible to each V_{DDI} pin to keep the resistance of the board tracks below 2 Ω . Connect all V_{DDI1} pins together. The minimum capacitance value is required for proper operation under all conditions (e.g. temperature).
- Higher values slightly increase the startup time.
 8) The operating frequency range may be reduced for specific types of the XC2765X. This is indicated in the device designation (...FxxL). 80-MHz devices are marked ...F80L.

Parameter Interpretation

The parameters listed in the following include both the characteristics of the XC2765X and its demands on the system. To aid in correctly interpreting the parameters when evaluating them for a design, they are marked accordingly in the column "Symbol":



CC (Controller Characteristics):

The logic of the XC2765X provides signals with the specified characteristics.

SR (System Requirement):

The external system must provide signals with the specified characteristics to the XC2765X.



4.2 DC Parameters

These parameters are static or average values that may be exceeded during switching transitions (e.g. output current).

The XC2765X can operate within a wide supply voltage range from 3.0 V to 5.5 V. However, during operation this supply voltage must remain within 10 percent of the selected nominal supply voltage. It cannot vary across the full operating voltage range.

Because of the supply voltage restriction and because electrical behavior depends on the supply voltage, the parameters are specified separately for the upper and the lower voltage range.

During operation, the supply voltages may only change with a maximum speed of dV/dt < 1 V/ms.

Leakage current is strongly dependent on the operating temperature and the voltage level at the respective pin. The maximum values in the following tables apply under worst case conditions, i.e. maximum temperature and an input level equal to the supply voltage.

The value for the leakage current in an application can be determined by using the respective leakage derating formula (see tables) with values from that application.

The pads of the XC2765X are designed to operate in various driver modes. The DC parameter specifications refer to the pad current limits specified in **Section 4.6.4**.



Pullup/Pulldown Device Behavior

Most pins of the XC2765X feature pullup or pulldown devices. For some special pins these are fixed; for the port pins they can be selected by the application.

The specified current values indicate how to load the respective pin depending on the intended signal level. **Figure 12** shows the current paths.

The shaded resistors shown in the figure may be required to compensate system pull currents that do not match the given limit values.




Figure 12 Pullup/Pulldown Current Definition



4.2.1 DC Parameters for Upper Voltage Area

These parameters apply to the upper IO voltage range, 4.5 V $\leq V_{\text{DDP}} \leq$ 5.5 V.

Note: Operating Conditions apply.

Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current I_{OV} .

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Input low voltage (all except XTAL1)	$V_{\rm IL}{\rm SR}$	-0.3	-	$0.3 \times V_{ m DDP}$	V	-
Input high voltage (all except XTAL1)	$V_{IH} SR$	$0.7 \times V_{ m DDP}$	_	V _{DDP} + 0.3	V	-
Input Hysteresis ¹⁾	HYS CC		_	_	V	V_{DDP} in [V], Series resistance = 0 Ω
Output low voltage	V _{OL} CC	-	-	1.0	V	$I_{\rm OL} \leq I_{\rm OLmax}^{2)}$
Output low voltage	V _{OL} CC	-	-	0.4	V	$I_{\rm OL} \leq I_{\rm OLnom}^{2)3)$
Output high voltage ⁴⁾	V _{OH} CC	V _{DDP} - 1.0	-	-	V	$I_{\rm OH} \ge I_{\rm OHmax}^{2}$
Output high voltage ⁴⁾	V _{OH} CC	V _{DDP} - 0.4	-	-	V	$I_{\rm OH} \ge I_{\rm OHnom}^{2)3)$
Input leakage current (Port 5, Port 15) ⁵⁾	I _{OZ1} CC	-	±10	±200	nA	$0 \vee < V_{\rm IN} < V_{\rm DDP}$
Input leakage current (all other) ⁵⁾⁶⁾	I _{OZ2} CC	-	±0.2	±5	μA	$T_{\rm J} \le 110^{\circ}{\rm C},$ 0.45 V < $V_{\rm IN}$ < $V_{\rm DDP}$
Input leakage current (all other) ⁵⁾⁶⁾	I _{OZ2} CC	-	±0.2	±15	μA	$T_{\rm J} \le 150^{\circ}{ m C},$ 0.45 V < $V_{\rm IN}$ < $V_{\rm DDP}$
Pull level keep current	I _{PLK}	-	-	±30	μA	$V_{\text{PIN}} \ge V_{\text{IH}} (\text{up})^{7)}$ $V_{\text{PIN}} \le V_{\text{IL}} (\text{dn})$
Pull level force current	I _{PLF}	±250	-	-	μA	$V_{\text{PIN}} \le V_{\text{IL}} (\text{up})^{7)}$ $V_{\text{PIN}} \ge V_{\text{IH}} (\text{dn})$
Pin capacitance ⁸⁾ (digital inputs/outputs)	C _{IO} CC	-	-	10	pF	

Table 14 DC Characteristics for Upper Voltage Range



- Not subject to production test verified by design/characterization. Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It cannot suppress switching due to external system noise under all conditions.
- 2) The maximum deliverable output current of a port driver depends on the selected output driver mode, see **Section 4.6.4**. The limit for pin groups must be respected.
- 3) As a rule, with decreasing output current the output levels approach the respective supply level ($V_{OL} \rightarrow V_{SS}$, $V_{OH} \rightarrow V_{DDP}$). However, only the levels for nominal output currents are verified.
- 4) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage is determined by the external circuit.
- 5) An additional error current (I_{INJ}) will flow if an overload current flows through an adjacent pin. Please refer to the definition of the overload coupling factor K_{OV} .
- 6) The given values are worst-case values. In production test, this leakage current is only tested at 125°C; other values are ensured by correlation. For derating, please refer to the following descriptions:

Leakage derating depending on temperature (T_{J} = junction temperature [°C]):

 $I_{OZ} = 0.05 \times e^{(1.5 + 0.028 \times TJ)} [\mu A]$. For example, at a temperature of 95°C the resulting leakage current is 3.2 μA . Leakage derating depending on voltage level (DV = V_{DDP} - V_{PIN} [V]):

$$I_{OZ} = I_{OZtempmax} - (1.6 \times DV) [\mu A]$$

This voltage derating formula is an approximation which applies for maximum temperature.

Because pin P2.8 is connected to two pads (standard pad and high-speed clock pad), it has twice the normal leakage.

7) Keep current: Limit the current through this pin to the indicated value so that the enabled pull device can keep the default pin level: $V_{\text{PIN}} \ge V_{\text{IL}}$ for a pullup; $V_{\text{PIN}} \le V_{\text{IL}}$ for a pulldown.

Force current: Drive the indicated minimum current through this pin to change the default pin level driven by the enabled pull device: $V_{\text{PIN}} \leq V_{\text{IL}}$ for a pullup; $V_{\text{PIN}} \geq V_{\text{IH}}$ for a pulldown.

These values apply to the fixed pull-devices in dedicated pins and to the user-selectable pull-devices in general purpose IO pins.

 Not subject to production test - verified by design/characterization. Because pin P2.8 is connected to two pads (standard pad and high-speed clock pad), it has twice the normal capacitance.



4.2.2 DC Parameters for Lower Voltage Area

These parameters apply to the lower IO voltage range, 3.0 V $\leq V_{\text{DDP}} \leq$ 4.5 V.

Note: Operating Conditions apply.

Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current I_{OV} .

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Input low voltage (all except XTAL1)	$V_{\rm IL}{\rm SR}$	-0.3	-	$0.3 \times V_{ m DDP}$	V	-
Input high voltage (all except XTAL1)	$V_{IH} SR$	$0.7 \times V_{\text{DDP}}$	_	V _{DDP} + 0.3	V	-
Input Hysteresis ¹⁾	HYS CC	$0.07 \times V_{\text{DDP}}$	_	_	V	V_{DDP} in [V], Series resistance = 0 Ω
Output low voltage	V _{OL} CC	-	-	1.0	V	$I_{\rm OL} \leq I_{\rm OLmax}^{2)}$
Output low voltage	V _{OL} CC	-	-	0.4	V	$I_{\rm OL} \leq I_{\rm OLnom}^{2)3)$
Output high voltage ⁴⁾	V _{OH} CC	V _{DDP} - 1.0	-	-	V	$I_{\rm OH} \ge I_{\rm OHmax}^{2}$
Output high voltage ⁴⁾	V _{OH} CC	V _{DDP} - 0.4	-	-	V	$I_{\rm OH} \ge I_{\rm OHnom}^{2)3)$
Input leakage current (Port 5, Port 15) ⁵⁾	I _{OZ1} CC	-	±10	±200	nA	$0 \vee < V_{\rm IN} < V_{\rm DDP}$
Input leakage current (all other) ⁵⁾⁶⁾	I _{OZ2} CC	-	±0.2	±2.5	μA	$T_{\rm J} \le 110^{\circ}{\rm C},$ 0.45 V < $V_{\rm IN}$ < $V_{\rm DDP}$
Input leakage current (all other) ⁵⁾⁶⁾	I _{OZ2} CC	-	±0.2	±8	μA	$T_{\rm J} \le 150^{\circ}{ m C},$ 0.45 V < $V_{\rm IN}$ < $V_{\rm DDP}$
Pull level keep current	I _{PLK}	-	-	±10	μA	$V_{\text{PIN}} \ge V_{\text{IH}} (\text{up})^{7)}$ $V_{\text{PIN}} \le V_{\text{IL}} (\text{dn})$
Pull level force current	I _{PLF}	±150	_	-	μA	$V_{\text{PIN}} \leq V_{\text{IL}} (\text{up})^{7)}$ $V_{\text{PIN}} \geq V_{\text{IH}} (\text{dn})$
Pin capacitance ⁸⁾ (digital inputs/outputs)	C _{IO} CC	-	-	10	pF	

Table 15 DC Characteristics for Lower Voltage Range



- Not subject to production test verified by design/characterization. Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It cannot suppress switching due to external system noise under all conditions.
- 2) The maximum deliverable output current of a port driver depends on the selected output driver mode, see **Section 4.6.4**. The limit for pin groups must be respected.
- 3) As a rule, with decreasing output current the output levels approach the respective supply level ($V_{OL} \rightarrow V_{SS}$, $V_{OH} \rightarrow V_{DDP}$). However, only the levels for nominal output currents are verified.
- 4) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage is determined by the external circuit.
- 5) An additional error current (*I*_{INJ}) will flow if an overload current flows through an adjacent pin. Please refer to the definition of the overload coupling factor *K*_{OV}. The leakage current value is not tested in the lower voltage range but only in the upper voltage range. This parameter is ensured by correlation.
- 6) The given values are worst-case values. In production test, this leakage current is only tested at 125°C; other values are ensured by correlation. For derating, please refer to the following descriptions:

Leakage derating depending on temperature (T_J = junction temperature [°C]):

 $I_{OZ} = 0.03 \times e^{(1.35^+ + 0.028 \times TJ)} [\mu A]$. For example, at a temperature of 95°C the resulting leakage current is 1.65 μA . Leakage derating depending on voltage level (DV = $V_{DDP} - V_{PIN}$ [V]):

 $I_{OZ} = I_{OZtempmax} - (1.3 \times DV) [\mu A]$

This voltage derating formula is an approximation which applies for maximum temperature.

Because pin P2.8 is connected to two pads (standard pad and high-speed clock pad), it has twice the normal leakage.

- 7) Keep current: Limit the current through this pin to the indicated value so that the enabled pull device can keep the default pin level: V_{PIN} ≥ V_{IH} for a pullup; V_{PIN} ≤ V_{IL} for a pulldown. Force current: Drive the indicated minimum current through this pin to change the default pin level driven by the enabled pull device: V_{PIN} ≤ V_{IL} for a pullup; V_{PIN} ≥ V_{IH} for a pulldown. These values apply to the fixed pull-devices in dedicated pins and to the user-selectable pull-devices in
- general purpose IO pins.
 8) Not subject to production test verified by design/characterization.
 Because pin P2.8 is connected to two pads (standard pad and high-speed clock pad), it has twice the normal.

Because pin P2.8 is connected to two pads (standard pad and high-speed clock pad), it has twice the normal capacitance.



4.2.3 **Power Consumption**

The power consumed by the XC2765X depends on several factors such as supply voltage, operating frequency, active circuits, and operating temperature. The power consumption specified here consists of two components:

- The switching current $I_{\rm S}$ depends on the device activity
- The leakage current I_{LK} depends on the device temperature

To determine the actual power consumption, always both components, switching current $I_{\rm S}$ (**Table 16**) and leakage current $I_{\rm LK}$ (**Table 17**) must be added:

 $I_{\text{DDP}} = I_{\text{S}} + I_{\text{LK}}.$

Note: The power consumption values are not subject to production test. They are verified by design/characterization.

To determine the total power consumption for dimensioning the external power supply, also the pad driver currents must be considered.

The given power consumption parameters and their values refer to specific operating conditions:

Active mode:

Regular operation, i.e. peripherals are active, code execution out of Flash.

Stopover mode:

Crystal oscillator and PLL stopped, Flash switched off, clock in domain DMP_1 stopped.

Note: The maximum values cover the complete specified operating range of all manufactured devices.

The typical values refer to average devices under typical conditions, such as nominal supply voltage, room temperature, application-oriented activity.

After a power reset, the decoupling capacitors for V_{DDI} are charged with the maximum possible current.

For additional information, please refer to Section 5.2, Thermal Considerations.

Note: Operating Conditions apply.

Table 16 Switching Power Consumption XC2765X

Parameter	Sym-	Values			Unit	Note /
	bol	Min.	Тур.	Max.		Test Condition
Power supply current (active) with all peripherals active and EVVRs on	I _{SACT}	-	10 + 0.6×f _{SYS}	10 + 1.0×f _{SYS}	mA	Active mode ¹⁾²⁾³⁾ $f_{\rm SYS}$ in [MHz]
Power supply current in stopover mode, EVVRs on	I _{SSO}	_	0.7	2.0	mA	Stopover Mode ³⁾



1)The pad supply voltage pins (V_{DDPB}) provide the input current for the on-chip EVVRs and the current consumed by the pin output drivers. A small current is consumed because the drivers' input stages are switched.

- 2) Please consider the additional conditions described in section "Active Mode Power Supply Current".
- 3) The pad supply voltage has only a minor influence on this parameter.

Active Mode Power Supply Current

The actual power supply current in active mode not only depends on the system frequency but also on the configuration of the XC2765X's subsystem.

Besides the power consumed by the device logic (**Table 16**) the power supply pins also provide the current that flows through the pin output drivers.

A small current is consumed because the drivers' input stages are switched.

The IO power domains can be supplied separately. Power domain A (V_{DDPA}) supplies the A/D converters and Port 6. Power domain B (V_{DDPB}) supplies the on-chip EVVRs and all other ports.

During operation domain A draws a maximum current of 1.5 mA for each active A/D converter module from V_{DDPA} .

In Fast Startup Mode (with the Flash modules deactivated), the typical current is reduced to $3 + 0.6 \times f_{SYS}$ mA.






Figure 13Supply Current in Active Mode as a Function of FrequencyNote: Operating Conditions apply.



Parameter	Sym-		Value	S	Unit	Note / Test Condition ¹⁾
	bol M	Min.	Тур.	Max.		
Leakage supply current ²⁾ Formula ³⁾ : 600,000 × $e^{-\alpha}$; α = 5000 / (273 + B×T _J); Typ.: B = 1.0, Max.: B = 1.3	$I_{\rm LK1}$	_	0.03	0.05	mA	<i>T</i> _J = 25°C
		_	0.5	1.3	mA	<i>T</i> _J = 85°C
		_	2.1	6.2	mA	<i>T</i> _J = 125°C
		_	4.4	13.7	mA	<i>T</i> _J = 150°C

Table 17Leakage Power Consumption XC2765X

1) All inputs (including pins configured as inputs) are set at 0 V to 0.1 V or at V_{DDP} - 0.1 V to V_{DDP} and all outputs (including pins configured as outputs) are disconnected.

2) The supply current caused by leakage depends mainly on the junction temperature (see Figure 14) and the supply voltage. The temperature difference between the junction temperature T_J and the ambient temperature T_A must be taken into account. As this fraction of the supply current does not depend on device activity, it must be added to other power consumption values.

3) This formula is valid for temperatures above 0°C. For temperatures below 0°C a value of below 10 μ A can be assumed.

Note: A fraction of the leakage current flows through domain DMP_A (pin V_{DDPA}). This current can be calculated as 7,000 × e^{- α}, with α = 5000 / (273 + 1.3× T_J). For T_J = 150°C, this results in a current of 160 μ A.






Figure 14 Leakage Supply Current as a Function of Temperature



4.3 Analog/Digital Converter Parameters

These parameters describe the conditions for optimum ADC performance. *Note: Operating Conditions apply.*

Table 18 A/D Converter Characteristics

Parameter	Symbol	Li	mit Valu	les	Unit	Test Condition
		Min.	Тур.	Max.		
Analog reference supply	$V_{AREF}SR$	V _{AGND} + 1.0	-	V _{DDPA} + 0.05	V	1)
Analog reference ground	V_{AGND} SR	V _{SS} - 0.05	-	1.5	V	-
Analog input voltage range	$V_{AIN}SR$	V_{AGND}	-	V _{AREF}	V	2)
Analog clock frequency	<i>f</i> _{ADCI}	0.5	-	20	MHz	Upper voltage area ³⁾
		0.5	-	16.5	MHz	Lower voltage area ³⁾
Conversion time for 10-bit result ⁴⁾	<i>t</i> _{C10} CC	$(13 + STC) \times t_{ADCI}$ + 2 × t_{SYS}		DCI	-	-
Conversion time for 8-bit result ⁴⁾	t _{C8} CC	$(11 + STC) \times t_{ADCI}$ + 2 × t_{SYS}			_	-
Wakeup time from analog powerdown, fast mode	t _{WAF} CC	-	-	4	μS	-
Wakeup time from analog powerdown, slow mode	t _{WAS} CC	-	-	15	μS	-
Broken wire detection delay against V_{AGND}	t _{BWG} CC	-	-	50	5)	Result below 10% (66 _H)
Broken wire detection delay against V_{AREF}	t _{BWR} CC	-	-	50	6)	Result above 80% (332 _H)
Total unadjusted error ⁷⁾	TUE CC	_	±1	±2	LSB	$V_{\rm AREF} = 5.0 \ V^{1)}$
DNL error	EA _{DNL} CC	-	±0.8	±1	LSB	
INL error	EA _{INL} CC	-	±0.8	±1.2	LSB	
Gain error	EA _{GAIN} CC	-	±0.4	±0.8	LSB	
Offset error	EA _{OFF} CC	_	±0.5	±0.8	LSB	



Parameter	Symbol	Symbol Limit Values			Unit	Test
		Min.	Тур.	Max.		Condition
Total capacitance of an analog input	$C_{AINT} CC$	-	-	10	pF	8)9)
Switched capacitance of an analog input	C_{AINS} CC	-	-	4	pF	8)9)
Resistance of the analog input path	R _{AIN} CC	-	-	2	kΩ	8)9)
Total capacitance of the reference input	C _{AREFT} CC	-	-	15	pF	8)9)
Switched capacitance of the reference input	C _{AREFS} CC	-	-	7	pF	8)9)
Resistance of the reference input path	R _{AREF} CC	-	-	2	kΩ	8)9)

Table 18 A/D Converter Characteristics (cont'd)

1) TUE is tested at $V_{AREFx} = V_{DDPA}$, $V_{AGND} = 0$ V. It is verified by design for all other voltages within the defined voltage range.

The specified TUE is valid only if the absolute sum of input overload currents on Port 5 or Port 15 pins (see I_{OV} specification) does not exceed 10 mA, and if V_{AREF} and V_{AGND} remain stable during the measurement time.

- V_{AIN} may exceed V_{AGND} or V_{AREFx} up to the absolute maximum ratings. However, the conversion result in these cases will be X000_H or X3FF_H, respectively.
- 3) The limit values for f_{ADCI} must not be exceeded when selecting the peripheral frequency and the prescaler setting.
- 4) This parameter includes the sample time (also the additional sample time specified by STC), the time to determine the digital result and the time to load the result register with the conversion result. Values for the basic clock t_{ADCI} depend on programming and are found in Table 19.
- 5) The broken wire detection delay against V_{AGND} is measured in numbers of consecutive precharge cycles at a conversion rate of not more than 500 μ s.
- 6) The broken wire detection delay against V_{AREF} is measured in numbers of consecutive precharge cycles at a conversion rate of not more than 10 μs. This function is influenced by leakage current, in particular at high temperature.
- 7) The total unadjusted error TUE is the maximum deviation from the ideal ADC transfer curve, not the sum of individual errors.

All error specifications are based on measurement methods standardized by IEEE 1241.2000.

- 8) Not subject to production test verified by design/characterization.
- 9) These parameter values cover the complete operating range. Under relaxed operating conditions (temperature, supply voltage) typical values can be used for calculation. At room temperature and nominal supply voltage the following typical values can be used:

 C_{AINTtyp} = 12 pF, C_{AINStyp} = 5 pF, R_{AINtyp} = 1.0 kΩ, C_{AREFTtyp} = 15 pF, C_{AREFStyp} = 10 pF, R_{AREFtyp} = 1.0 kΩ.






Figure 15 Equivalent Circuitry for Analog Inputs



Sample time and conversion time of the XC2765X's A/D converters are programmable. The timing above can be calculated using **Table 19**.

The limit values for f_{ADCI} must not be exceeded when selecting the prescaler value.

GLOBCTR.5-0 (DIVA)	A/D Converter Analog Clock f_{ADCI}	INPCRx.7-0 (STC)	Sample Time ¹⁾ t _S
000000 _B	f _{SYS}	00 _H	$t_{ADCI} \times 2$
000001 _B	f _{SYS} / 2	01 _H	$t_{ADCI} imes 3$
000010 _B	f _{SYS} / 3	02 _H	$t_{ADCI} \times 4$
:	$f_{\rm SYS}$ / (DIVA+1)	:	$t_{ADCI} \times (STC+2)$
111110 _B	f _{SYS} / 63	FE _H	$t_{ADCI} imes 256$
111111 _B	<i>f</i> _{SYS} / 64	FF _H	$t_{\rm ADCI} imes 257$

 Table 19
 A/D Converter Computation Table

1) The selected sample time is doubled if broken wire detection is active (due to the presampling phase).

Converter Timing Example A:

$f_{\rm SYS}$	= 80 MHz (i.e. t_{SYS} = 12.5 ns), DIVA = 03 _H , STC = 00 _H
$f_{\rm ADCI}$	$= f_{SYS} / 4 = 20$ MHz, i.e. $t_{ADCI} = 50$ ns
t _S	= $t_{ADCI} \times 2$ = 100 ns
it:	
<i>t</i> _{C10}	= $13 \times t_{ADCI}$ + $2 \times t_{SYS}$ = 13×50 ns + 2×12.5 ns = 0.675 µs
::	
t_{C8}	= $11 \times t_{ADCI}$ + $2 \times t_{SYS}$ = 11×50 ns + 2×12.5 ns = 0.575 µs
	f_{ADCI} t_{S} it: t_{C10}

Converter Timing Example B:

Assumptions:	$f_{\rm SYS}$	= 40 MHz (i.e. <i>t</i> _{SYS} = 25 ns), DIVA = 02 _H , STC = 03 _H
Analog clock	$f_{\rm ADCI}$	= f _{SYS} / 3 = 13.3 MHz, i.e. t _{ADCI} = 75 ns
Sample time	t _S	= <i>t</i> _{ADCI} × 5 = 375 ns
Conversion 10-	bit:	
	<i>t</i> _{C10}	= $16 \times t_{ADCI}$ + $2 \times t_{SYS}$ = 16×75 ns + 2×25 ns = 1.25 µs
Conversion 8-b	oit:	
	t _{C8}	= $14 \times t_{ADCI}$ + $2 \times t_{SYS}$ = 14×75 ns + 2×25 ns = 1.10 µs



4.4 System Parameters

The following parameters specify several aspects which are important when integrating the XC2765X into an application system.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Supply watchdog (SWD) supervision level (see Table 21)	V _{SWD} CC	V _{LV} - 0.15	V _{LV}	V _{LV} + 0.15	V	$V_{\rm LV}$ = selected voltage in upper voltage area
		V _{LV} - 0.10 1)	V _{LV}	V _{LV} + 0.15	V	$V_{\rm LV}$ = selected voltage in lower voltage area
Core voltage (PVC) supervision level (see Table 22)	V _{PVC} CC	V _{LV} - 0.03	V _{LV}	V _{LV} + 0.07 ²⁾	V	$V_{\rm LV}$ = selected voltage
Wakeup clock source	$f_{\rm WU}{\rm CC}$	400	500	600	kHz	FREQSEL=00 _B
frequency		210	270	330	kHz	FREQSEL=01 _B
		140	180	220	kHz	FREQSEL=10 _B
		110	140	170	kHz	FREQSEL=11 _B
Internal clock source frequency	$f_{\sf INT}$ CC	4.8	5.0	5.2	MHz	
Short-term ³⁾ deviation of int. clock source frequency	<i>df</i> _{INT} CC	-1	-	1	%	Rel. to current start frequency
Startup time from stopover mode	$t_{\rm SSO}$ CC	200	260	320	μS	User instruction from PSRAM

Table 20Various System Parameters

1) The limit V_{LV} - 0.10 V is valid for the OK1 level. The limit for the OK2 level is V_{LV} - 0.15 V.

2) This value includes a hysteresis of approximately 50 mV for rising voltage.

3) The short-term frequency deviation refers to a timeframe of 20 ms and is measured relative to the current frequency at the beginning of the respective timeframe. The short-term deviation with the duration of a LIN-frame allows error free transmission.

The short-term deviation with the duration of a LIN-frame allows error-free transmission.



Table 21 Coding of Bitfields LEVXV in Register SwDCONU					
Code	Default Voltage Level	Notes ¹⁾			
0000 _B	2.9 V				
0001 _B	3.0 V	LEV1V: reset request			
0010 _B	3.1 V				
0011 _B	3.2 V				
0100 _B	3.3 V				
0101 _B	3.4 V				
0110 _B	3.6 V				
0111 _B	4.0 V				
1000 _B	4.2 V				
1001 _B	4.5 V	LEV2V: no request			
1010 _B	4.6 V				
1011 _B	4.7 V				
1100 _B	4.8 V				
1101 _B	4.9 V				
1110 _B	5.0 V				
1111 _B	5.5 V				

Table 21 Coding of Bitfields LEVxV in Register SWDCON0

1) The indicated default levels are selected automatically after a power reset.

Table 22 Coding of Bitfields LEVxV in Registers PVCyCONz

Code	Default Voltage Level	Notes ¹⁾
000 _B	0.95 V	
001 _B	1.05 V	
010 _B	1.15 V	
011 _B	1.25 V	
100 _B	1.35 V	LEV1V: reset request
101 _B	1.45 V	LEV2V: interrupt request
110 _B	1.55 V	
111 _B	1.65 V	

1) The indicated default levels are selected automatically after a power reset.



4.5 Flash Memory Parameters

The XC2765X is delivered with all Flash sectors erased and with no protection installed.

The data retention time of the XC2765X's Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

Parameter	Symbol	Li	mit Valu	ies	Unit	Note / Test
		Min.	Тур.	Max.		Condition
Programming time per 128-byte page	t _{PR}	-	3 ¹⁾	3.5	ms	ms
Erase time per sector/page	t _{ER}	-	7 ¹⁾	8	ms	ms
Data retention time	t _{RET}	20	-	-	years	1,000 erase / program cycles
Flash erase endurance for user sectors ²⁾	N_{ER}	15,000	-	_	cycles	Data retention time 5 years
Flash erase endurance for security pages	$N_{\rm SEC}$	10	-	-	cycles	Data retention time 20 years
Drain disturb limit	N_{DD}	32	-	-	cycles	3)
Parallel Flash module program/erase limit,	N_{PP}	-	-	1	-	Unrestricted ⁴⁾ execution
depending on the Flash read activity		-	-	4	-	Restricted ⁵⁾ execution

Table 23 Flash Characteristics

1) Programming and erase times depend on the internal Flash clock source. The control state machine needs a few system clock cycles. This requirement is only relevant for extremely low system frequencies.

2) A maximum of 64 Flash sectors can be cycled 15,000 times. For all other sectors the limit is 1,000 cycles.

- 3) This parameter limits the number of subsequent programming operations within a physical sector. The drain disturb limit is applicable if wordline erase is used repeatedly. For normal sector erase/program cycles this limit will not be violated.
- 4) Flash module 3 can be erased/programmed while code is executed and/or data is read from any other Flash modules.
- 5) All Flash modules can be erased/programmed while code is executed and/or data is read from only one Flash module or from PSRAM.

The Flash module that delivers code/data can, of course, not be erased/programmed.



Access to the XC2765X Flash modules is controlled by the IMB. Built-in prefetch mechanisms optimize the performance for sequential access.

Flash access waitstates only affect non-sequential access. Due to prefetch mechanisms, the performance for sequential access (depending on the software structure) is only partially influenced by waitstates.

Required Waitstates	System Frequency Range
4 WS (WSFLASH = 100 _B)	$f_{\text{SYS}} \leq f_{\text{SYSmax}}$
$3 \text{ WS} (\text{WSFLASH} = 011_{\text{B}})$	$f_{SYS} \le 17 \text{ MHz}$
2 WS (WSFLASH = 010 _B)	$f_{SYS} \le 13 \text{ MHz}$
1 WS (WSFLASH = 001_B)	$f_{SYS} \le 8 \text{ MHz}$
0 WS (WSFLASH = 000_B)	Forbidden! Must not be selected!

Note: The maximum achievable system frequency is limited by the properties of the respective derivative.



4.6 AC Parameters

These parameters describe the dynamic behavior of the XC2765X.

4.6.1 Testing Waveforms

These values are used for characterization and production testing (except pin XTAL1).





Figure 16 Input Output Waveforms







4.6.2 Definition of Internal Timing

The internal operation of the XC2765X is controlled by the internal system clock f_{SYS} .

Because the system clock signal $f_{\rm SYS}$ can be generated from a number of internal and external sources using different mechanisms, the duration of the system clock periods (TCSs) and their variation (as well as the derived external timing) depend on the mechanism used to generate $f_{\rm SYS}$. This must be considered when calculating the timing for the XC2765X.




Figure 18 Generation Mechanisms for the System Clock

Note: The example of PLL operation shown in **Figure 18** uses a PLL factor of 1:4; the example of prescaler operation uses a divider factor of 2:1.

The specification of the external timing (AC Characteristics) depends on the period of the system clock (TCS).



Direct Drive

When direct drive operation is selected (SYSCON0.CLKSEL = 11_B), the system clock is derived directly from the input clock signal CLKIN1:

 $f_{\text{SYS}} = f_{\text{IN}}$.

The frequency of f_{SYS} is the same as the frequency of f_{IN} . In this case the high and low times of f_{SYS} are determined by the duty cycle of the input clock f_{IN} .

Selecting Bypass Operation from the XTAL1¹ input and using a divider factor of 1 results in a similar configuration.

Prescaler Operation

When prescaler operation is selected (SYSCON0.CLKSEL = 10_B , PLLCON0.VCOBY = 1_B), the system clock is derived either from the crystal oscillator (input clock signal XTAL1) or from the internal clock source through the output prescaler K1 (= K1DIV+1):

 $f_{\text{SYS}} = f_{\text{OSC}} / \text{K1}.$

If a divider factor of 1 is selected, the frequency of $f_{\rm SYS}$ equals the frequency of $f_{\rm OSC}$. In this case the high and low times of $f_{\rm SYS}$ are determined by the duty cycle of the input clock $f_{\rm OSC}$ (external or internal).

The lowest system clock frequency results from selecting the maximum value for the divider factor K1:

 $f_{\rm SYS} = f_{\rm OSC} / 1024.$

Phase Locked Loop (PLL)

When PLL operation is selected (SYSCON0.CLKSEL = 10_B , PLLCON0.VCOBY = 0_B), the on-chip phase locked loop is enabled and provides the system clock. The PLL multiplies the input frequency by the factor **F** ($f_{SYS} = f_{IN} \times F$).

F is calculated from the input divider P (= PDIV+1), the multiplication factor N (= NDIV+1), and the output divider K2 (= K2DIV+1): (**F** = N / (P × K2)).

The input clock can be derived either from an external source at XTAL1 or from the onchip clock source.

The PLL circuit synchronizes the system clock to the input clock. This synchronization is performed smoothly so that the system clock frequency does not change abruptly.

Adjustment to the input clock continuously changes the frequency of f_{SYS} so that it is locked to f_{IN} . The slight variation causes a jitter of f_{SYS} which in turn affects the duration of individual TCSs.

¹⁾ Voltages on XTAL1 must comply to the core supply voltage V_{DDI1} .



The timing in the AC Characteristics refers to TCSs. Timing must be calculated using the minimum TCS possible under the given circumstances.

The actual minimum value for TCS depends on the jitter of the PLL. Because the PLL is constantly adjusting its output frequency to correspond to the input frequency (from crystal or oscillator), the accumulated jitter is limited. This means that the relative deviation for periods of more than one TCS is lower than for a single TCS (see formulas and **Figure 19**).

This is especially important for bus cycles using waitstates and for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible.

The value of the accumulated PLL jitter depends on the number of consecutive VCO output cycles within the respective timeframe. The VCO output clock is divided by the output prescaler K2 to generate the system clock signal f_{SYS} . The number of VCO cycles is K2 × **T**, where **T** is the number of consecutive f_{SYS} cycles (TCS).

The maximum accumulated jitter (long-term jitter) D_{Tmax} is defined by:

 D_{Tmax} [ns] = ±(220 / (K2 × f_{SYS}) + 4.3)

This maximum value is applicable, if either the number of clock cycles T > (f_{SYS} / 1.2) or the prescaler value K2 > 17.

In all other cases for a timeframe of $\mathbf{T} \times TCS$ the accumulated jitter D_T is determined by:

 D_{T} [ns] = $D_{Tmax} \times [(1 - 0.058 \times K2) \times (T - 1) / (0.83 \times f_{SYS} - 1) + 0.058 \times K2]$

 f_{SYS} in [MHz] in all formulas.

Example, for a period of 3 TCSs @ 33 MHz and K2 = 4:

 $D_{max} = \pm (220 / (4 \times 33) + 4.3) = 5.97 \text{ ns}$ (Not applicable directly in this case!)

 $D_3 = 5.97 \times [(1 - 0.058 \times 4) \times (3 - 1) / (0.83 \times 33 - 1) + 0.058 \times 4]$

= 5.97 × [0.768 × 2 / 26.39 + 0.232]

Example, for a period of 3 TCSs @ 33 MHz and K2 = 2:

$$\begin{split} D_{max} &= \pm (220 \ / \ (2 \times 33) + 4.3) = 7.63 \ \text{ns} \ (\text{Not applicable directly in this case!}) \\ D_3 &= 7.63 \times [(1 - 0.058 \times 2) \times (3 - 1) \ / \ (0.83 \times 33 - 1) + 0.058 \times 2] \\ &= 7.63 \times [0.884 \times 2 \ / \ 26.39 + 0.116] \end{split}$$






Figure 19 Approximated Accumulated PLL Jitter

Note: The specified PLL jitter values are valid if the capacitive load per pin does not exceed C_L = 20 pF (see **Table 13**).

The maximum peak-to-peak noise on the pad supply voltage (measured between V_{DDPB} pin 100/144 and V_{SS} pin 1) is limited to a peak-to-peak voltage of V_{PP} = 50 mV. This can be achieved by appropriate blocking of the supply voltage as close as possible to the supply pins and using PCB supply and ground planes.

Different frequency bands can be selected for the VCO so that the operation of the PLL can be adjusted to a wide range of input and output frequencies:

PLLCON0.VCOSEL	VCO Frequency Range	Base Frequency Range
00	50 110 MHz	10 40 MHz
01	100 160 MHz	20 80 MHz
1X	Reserved	

Table 25	VCO Bands for PLL Operation ¹⁾
----------	---

1) Not subject to production test - verified by design/characterization.



Wakeup Clock

When wakeup operation is selected (SYSCON0.CLKSEL = 00_B), the system clock is derived from the low-frequency wakeup clock source:

 $f_{\text{SYS}} = f_{\text{WU}}.$

In this mode, a basic functionality can be maintained without requiring an external clock source and while minimizing the power consumption.

Selecting and Changing the Operating Frequency

When selecting a clock source and the clock generation method, the required parameters must be carefully written to the respective bitfields, to avoid unintended intermediate states.

Many applications change the frequency of the system clock (f_{SYS}) during operation in order to optimize system performance and power consumption. Changing the operating frequency also changes the switching currents, which influences the power supply.

To ensure proper operation of the on-chip EVRs while they generate the core voltage, the operating frequency shall only be changed in certain steps. This prevents overshoots and undershoots of the supply voltage.

To avoid the indicated problems, recommended sequences are provided which ensure the intended operation of the clock system interacting with the power system. Please refer to the Programmer's Guide.



4.6.3 External Clock Input Parameters

These parameters specify the external clock generation for the XC2765X. The clock can be generated in two ways:

- By connecting a crystal or ceramic resonator to pins XTAL1/XTAL2.
- By supplying an **external clock signal**. This clock signal can be supplied either to pin XTAL1 (core voltage domain) or to pin CLKIN1 (IO voltage domain).

If connected to CLKIN1, the input signal must reach the defined input levels $V_{\rm IL}$ and $V_{\rm IH}$. If connected to XTAL1, a minimum amplitude $V_{\rm AX1}$ (peak-to-peak voltage) is sufficient for the operation of the on-chip oscillator.

Note: The given clock timing parameters $(t_1 \dots t_4)$ are only valid for an external clock input signal.

Note: Operating Conditions apply.

Parameter	Symbol	L	imit Val	ues	Unit	Note / Test
		Min.	Тур.	Max.		Condition
Input voltage range limits for signal on XTAL1	$V_{\rm IX1}{ m SR}$	-1.7 + V _{DDI}	-	1.7	V	1)
Input voltage (amplitude) on XTAL1	$V_{AX1}SR$	$0.3 \times V_{ m DDI}$	-	-	V	Peak-to-peak voltage ²⁾
XTAL1 input current	I _{IL} CC	-	_	±20	μA	$0 V < V_{IN} < V_{DD}$
Oscillator frequency	$f_{\rm OSC}$ CC	4	_	40	MHz	Clock signal
		4	-	16	MHz	Crystal or Resonator
High time	t_1 SR	6	_	-	ns	
Low time	t_2 SR	6	_	-	ns	
Rise time	t_3 SR	-	8	8	ns	
Fall time	t ₄ SR	_	8	8	ns	

Table 26 External Clock Input Characteristics

1) Overload conditions must not occur on pin XTAL1.

2) The amplitude voltage V_{AX1} refers to the offset voltage V_{OFF} . This offset voltage must be stable during the operation and the resulting voltage peaks must remain within the limits defined by V_{IX1} .






Figure 20 External Clock Drive XTAL1

Note: For crystal/resonator operation, it is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimum parameters for oscillator operation. Please refer to the limits specified by the crystal/resonator supplier.



4.6.4 Pad Properties

The output pad drivers of the XC2765X can operate in several user-selectable modes. Strong driver mode allows controlling external components requiring higher currents such as power bridges or LEDs. Reducing the driving power of an output pad reduces electromagnetic emissions (EME). In strong driver mode, selecting a slower edge reduces EME.

The dynamic behavior, i.e. the rise time and fall time, depends on the applied external capacitance that must be charged and discharged. Timing values are given for a capacitance of 20 pF, unless otherwise noted.

In general, the performance of a pad driver depends on the available supply voltage V_{DDP} . Therefore, **Table 27** and **Table 28** list the pad parameters for the upper voltage range and the lower voltage range, respectively.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Parameter	Symbol	Limit Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
Maximum output current	I _{OLmax} ,	_	-	10	mA	Strong Driver
	-I _{OHmax}	_	-	4.0	mA	Medium Driver
		_	-	0.5	mA	Weak Driver
Nominal output current	I _{OLnom} ,	-	-	2.5	mA	Strong Driver
	$-I_{OHnom}$	_	-	1.0	mA	Medium Driver
		_	-	0.1	mA	Weak Driver
Rise/Fall time (10%-90%) Valid for external	$t_{\rm R}/t_{\rm F}$	-	-	4.2 + 0.14* <i>C</i> L	ns	Strong Driver, Fast Edge
capacitances in the range of 20 pF $\leq C_{L} \leq$ 100 pF		-	-	11.6 + 0.22* <i>C</i> L	ns	Strong Driver, Medium Edge
(<i>C</i> _L in [pF])		-	-	20.6 + 0.22* <i>C</i> L	ns	Strong Driver, Slow Edge
		-	-	23 + 0.6* <i>C</i> L	ns	Medium Driver
		-	-	212 + 1.9*C _L	ns	Weak Driver

 Table 27
 Standard Pad Parameters (Upper Voltage Range)



Parameter	Symbol	L	_imit Va	lues	Unit	Note / Test
		Min.	Тур.	Max.		Condition
Maximum output current ¹⁾	I _{OLmax} ,	_	_	10	mA	Strong Driver
	-I _{OHmax}	-	-	2.5	mA	Medium Driver
		-	-	0.5	mA	Weak Driver
Nominal output current	I _{OLnom} ,	_	-	2.5	mA	Strong Driver
-	-I _{OHnom}	_	-	1.0	mA	Medium Driver
		-	-	0.1	mA	Weak Driver
Rise/Fall time (10%-90%) Valid for external	$t_{\rm R}/t_{\rm F}$	-	-	6.2 + 0.24* <i>C</i> _L	ns	Strong Driver, Fast Edge
capacitances in the range of 20 pF $\leq C_{L} \leq$ 100 pF		-	-	24 + 0.3*C _L	ns	Strong Driver, Medium Edge
(<i>C</i> _L in [pF])		-	-	34 + 0.3*C _L	ns	Strong Driver, Slow Edge
		-	-	37 + 0.65*C _L	ns	Medium Driver
		-	-	500 + 2.5*C _L	ns	Weak Driver

Table 28 Standard Pad Parameters (Lower Voltage Range)

1) An output current above $|I_{OXnom}|$ may be drawn from up to three pins at the same time. For any group of 16 neighboring output pins, the total output current in each direction (ΣI_{OL} and $\Sigma - I_{OH}$) must remain below 50 mA.



4.6.5 External Bus Timing

The following parameters specify the behavior of the XC2765X bus interface.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Table 29 CLKOUT Reference Signal

Parameter	Sym	bol		Limits	Unit	Note / Test Condition
			Min.	Max.		
CLKOUT cycle time	<i>t</i> ₅	CC	40)/25/12.5 ¹⁾	ns	
CLKOUT high time	t ₆	CC	3	-	ns	
CLKOUT low time	<i>t</i> ₇	CC	3	-	ns	
CLKOUT rise time	t ₈	CC	-	3	ns	
CLKOUT fall time	t ₉	CC	-	3	ns	

1) The CLKOUT cycle time is influenced by the PLL jitter (given values apply to f_{SYS} = 25/40/80 MHz). For longer periods the relative deviation decreases (see PLL deviation formula).




Figure 21 CLKOUT Signal Timing

Note: The term CLKOUT refers to the reference clock output signal which is generated by selecting f_{SYS} as the source signal for the clock output signal EXTCLK on pin P2.8 and by enabling the high-speed clock driver on this pin.



Variable Memory Cycles

External bus cycles of the XC2765X are executed in five consecutive cycle phases (AB, C, D, E, F). The duration of each cycle phase is programmable (via the TCONCSx registers) to adapt the external bus cycles to the respective external module (memory, peripheral, etc.).

The duration of the access phase can optionally be controlled by the external module using the READY handshake input.

This table provides a summary of the phases and the ranges for their length.

Table 30 Programmable Bus Cycle Phases (see timing diagrams)

Bus Cycle Phase	Parameter	Valid Values	Unit
Address setup phase, the standard duration of this phase (1 \dots 2 TCS) can be extended by 0 \dots 3 TCS if the address window is changed	tpAB	1 2 (5)	TCS
Command delay phase	tpC	03	TCS
Write Data setup/MUX Tristate phase	tpD	0 1	TCS
Access phase	tpE	1 32	TCS
Address/Write Data hold phase	tpF	03	TCS

- Note: The bandwidth of a parameter (from minimum to maximum value) covers the whole operating range (temperature, voltage) as well as process variations. Within a given device, however, this bandwidth is smaller than the specified range. This is also due to interdependencies between certain parameters. Some of these interdependencies are described in additional notes (see standard timing).
- Note: Operating Conditions apply.



Table 31External Bus Cycle Timing for Upper Voltage Range

Parameter	Symbol	Limits			Unit	Note
		Min.	Тур.	Max.		
Outp <u>ut valid</u> delay for: RD, WR(L/H)	<i>t</i> ₁₀ CC	-		13	ns	
Output valid delay for: BHE, ALE	<i>t</i> ₁₁ CC	-		14	ns	
Address output valid delay for: A23 … A16, A15 … A0	<i>t</i> ₁₂ CC	-		14	ns	
Address output valid delay for: AD15 AD0	<i>t</i> ₁₃ CC	-		15	ns	
Output valid delay for: CS	<i>t</i> ₁₄ CC	-		13	ns	
Data output valid delay for: AD15 AD0 (write data, MUX)	<i>t</i> ₁₅ CC	-		15	ns	
Data output valid delay for: D15 … D0 (write data, DEMUX)	<i>t</i> ₁₆ CC	-		15	ns	
Output hold time for: RD, WR(L/H)	<i>t</i> ₂₀ CC	-2		8	ns	
Output hold time for: BHE, ALE	<i>t</i> ₂₁ CC	-2		10	ns	
Address output hold time for: AD15 AD0	<i>t</i> ₂₃ CC	-3		8	ns	
Output hold time for: CS	<i>t</i> ₂₄ CC	-3		11	ns	
Data output hold time for: D15 … D0, AD15 … AD0	<i>t</i> ₂₅ CC	-3		8	ns	
Input setup time for: READY, D15 … D0, AD15 … AD0 (read data)	t ₃₀ SR	25		-	ns	
Input hold time for: READY, D15 D0, AD15 AD0 (read data) ¹⁾	<i>t</i> ₃₁ SR	0		-	ns	

 Read data are latched with the same internal clock edge that triggers the address change and the rising edge of RD. Address changes before the end of RD have no impact on (demultiplexed) read cycles. Read data can change after the rising edge of RD.



Table 32External Bus Cycle Timing for Lower Voltage Range

Parameter	Symbol	Limits			Unit	Note
		Min.	Тур.	Max.		
Outp <u>ut valid</u> delay for: RD, WR(L/H)	<i>t</i> ₁₀ CC	-		20	ns	
Output valid delay for: BHE, ALE	<i>t</i> ₁₁ CC	-		21	ns	
Address output valid delay for: A23 … A16, A15 … A0	<i>t</i> ₁₂ CC	-		22	ns	
Address output valid delay for: AD15 AD0	<i>t</i> ₁₃ CC	-		22	ns	
Output valid delay for: CS	<i>t</i> ₁₄ CC	-		13	ns	
Data output valid delay for: AD15 … AD0 (write data, MUX)	<i>t</i> ₁₅ CC	_		22	ns	
Data output valid delay for: D15 … D0 (write data, DEMUX)	<i>t</i> ₁₆ CC	-		22	ns	
Output hold time for: RD, WR(L/H)	<i>t</i> ₂₀ CC	-2		10	ns	
Output hold time for: BHE, ALE	<i>t</i> ₂₁ CC	-2		10	ns	
Address output hold time for: AD15 AD0	<i>t</i> ₂₃ CC	-3		10	ns	
Output hold time for: CS	<i>t</i> ₂₄ CC	-3		11	ns	
Data output hold time for: D15 … D0, AD15 … AD0	<i>t</i> ₂₅ CC	-3		10	ns	
Input setup time for: READY, D15 … D0, AD15 … AD0 (read data)	<i>t</i> ₃₀ SR	29		-	ns	
Input hold time for: READY, D15 D0, AD15 AD0 (read data) ¹⁾	<i>t</i> ₃₁ SR	0		-	ns	

 Read data are latched with the same internal clock edge that triggers the address change and the rising edge of RD. Address changes before the end of RD have no impact on (demultiplexed) read cycles. Read data can change after the rising edge of RD.






Figure 22 Multiplexed Bus Cycle






Figure 23 Demultiplexed Bus Cycle



Bus Cycle Control with the READY Input

The duration of an external bus cycle can be controlled by the external circuit using the READY input signal. The polarity of this input signal can be selected.

Synchronous READY permits the shortest possible bus cycle but requires the input signal to be synchronous to the reference signal CLKOUT.

An asynchronous READY signal puts no timing constraints on the input signal but incurs a minimum of one waitstate due to the additional synchronization stage. The minimum duration of an asynchronous READY signal for safe synchronization is one CLKOUT period plus the input setup time.

An active READY signal can be deactivated in response to the trailing (rising) edge of the corresponding command (\overline{RD} or \overline{WR}).

If the next bus cycle is controlled by READY, an active READY signal must be disabled before the first valid sample point in the next bus cycle. This sample point depends on the programmed phases of the next cycle.






Figure 24 READY Timing

Note: If the READY input is sampled inactive at the indicated sampling point ("Not Rdy") a READY-controlled waitstate is inserted (tpRDY), sampling the READY input active at the indicated sampling point ("Ready")

sampling the READY input active at the indicated sampling point ("Ready") terminates the currently running bus cycle.

Note the different sampling points for synchronous and asynchronous READY. This example uses one mandatory waitstate (see tpE) before the READY input value is used.



4.6.6 Synchronous Serial Interface Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

Table 33 SSC Master/Slave Mode Timing for Upper Voltage Range

Parameter	Symbol		Values	s Unit		Note /
		Min.	Тур.	Max.		Test Co ndition
Master Mode Timing				ŀ	<u> </u>	
Slave select output SELO active to first SCLKOUT transmit edge	t ₁ CC	t _{SYS} - 8	-	1)	ns	2)
Slave select output SELO inactive after last SCLKOUT receive edge	t ₂ CC	t _{SYS} - 6	-	3)	ns	
Transmit data output valid time	t ₃ CC	-6	_	9	ns	
Receive data input setup time to SCLKOUT receive edge	t_4 SR	31	-	-	ns	
Data input DX0 hold time from SCLKOUT receive edge	$t_5 \mathrm{SR}$	-4	-	-	ns	
Slave Mode Timing		1			I	1
Select input DX2 setup to first clock input DX1 transmit edge	<i>t</i> ₁₀ SR	7	-	-	ns	4)
Select input DX2 hold after last clock input DX1 receive edge	<i>t</i> ₁₁ SR	7	-	-	ns	4)
Data input DX0 setup time to clock input DX1 receive edge	<i>t</i> ₁₂ SR	7	-	-	ns	4)
Data input DX0 hold time from clock input DX1 receive edge	<i>t</i> ₁₃ SR	5	-	-	ns	4)
Data output DOUT valid time	<i>t</i> ₁₄ CC	7	_	33	ns	4)

1) The maximum value further depends on the settings for the slave select output leading delay.

2) $t_{SYS} = 1/f_{SYS}$ (= 12.5 ns @ 80 MHz)

- 3) The maximum value depends on the settings for the slave select output trailing delay and for the shift clock output delay.
- 4) These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).



Parameter	Symbol		Value	S	Unit	Note / Test Co ndition
		Min.	Тур.	Max.		
Master Mode Timing	1		I			1
Slave select output SELO active to first SCLKOUT transmit edge	t ₁ CC	<i>t</i> _{SYS} - 10	-	1)	ns	2)
Slave select output SELO inactive after last SCLKOUT receive edge	t ₂ CC	t _{SYS} - 9	-	3)	ns	2)
Transmit data output valid time	t ₃ CC	-7	-	11	ns	
Receive data input setup time to SCLKOUT receive edge	t ₄ SR	40	-	-	ns	
Data input DX0 hold time from SCLKOUT receive edge	$t_5 \mathrm{SR}$	-5	-	-	ns	
Slave Mode Timing			·	·		
Select input DX2 setup to first clock input DX1 transmit edge	<i>t</i> ₁₀ SR	7	-	-	ns	4)
Select input DX2 hold after last clock input DX1 receive edge	<i>t</i> ₁₁ SR	7	-	-	ns	4)
Data input DX0 setup time to clock input DX1 receive edge	<i>t</i> ₁₂ SR	7	-	-	ns	4)
Data input DX0 hold time from clock input DX1 receive edge	<i>t</i> ₁₃ SR	5	-	-	ns	4)
Data output DOUT valid time	<i>t</i> ₁₄ CC	8	-	41	ns	4)

Table 34 SSC Master/Slave Mode Timing for Lower Voltage Range

1) The maximum value further depends on the settings for the slave select output leading delay.

2) $t_{SYS} = 1/f_{SYS}$ (= 12.5 ns @ 80 MHz)

3) The maximum value depends on the settings for the slave select output trailing delay and for the shift clock output delay.

4) These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).






Figure 25 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration where the slave select signal is low-active and the serial clock signal is not shifted and not inverted.



4.6.7 Debug Interface Timing

The debugger can communicate with the XC2765X either via the 2-pin DAP interface or via the standard JTAG interface.

Debug via JTAG

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

	1						
Parameter	Symbol	Values			Unit		
		Min.	Тур.	Max.	1	Test Condition	
TCK clock period	t ₁ SR	50	_	_	ns	1)	
TCK high time	$t_2 \mathrm{SR}$	16	_	_	ns		
TCK low time	t ₃ SR	16	_	_	ns		
TCK clock rise time	t ₄ SR	_	_	8	ns		
TCK clock fall time	t ₅ SR	_	_	8	ns		
TDI/TMS setup to TCK rising edge	t ₆ SR	6	-	-	ns		
TDI/TMS hold after TCK rising edge	t ₇ SR	6	-	-	ns		
TDO valid after TCK falling edge ²⁾	t ₈ CC	-	25	29	ns		
TDO high imped. to valid from TCK falling $edge^{2)3)}$	t ₉ CC	-	25	29	ns		
TDO valid to high imped. from TCK falling edge ²⁾	<i>t</i> ₁₀ CC	-	25	29	ns		
TDO hold after TCK falling edge ²⁾	<i>t</i> ₁₈ CC	5	-	-	ns		

Table 35 JTAG Interface Timing Parameters for Upper Voltage Range

1) Under typical conditions, the JTAG interface can operate at transfer rates up to 20 MHz.

2) The falling edge on TCK is used to generate the TDO timing.

3) The setup time for TDO is given implicitly by the TCK cycle time.



Table 36 JTAG Interface Timing Parameters for Lower Voltage Range							
Parameter	Symbol	Values			Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
TCK clock period	t ₁ SR	50	-	-	ns		
TCK high time	t ₂ SR	16	-	-	ns		
TCK low time	t_3 SR	16	-	_	ns		
TCK clock rise time	t_4 SR	-	-	8	ns		
TCK clock fall time	t ₅ SR	-	-	8	ns		
TDI/TMS setup to TCK rising edge	t ₆ SR	6	-	-	ns		
TDI/TMS hold after TCK rising edge	t ₇ SR	6	-	-	ns		
TDO valid after TCK falling edge ¹⁾	t ₈ CC	-	32	36	ns		
TDO high imped. to valid from TCK falling edge ²⁾³⁾	t ₉ CC	-	32	36	ns		
TDO valid to high imped. from TCK falling edge ¹⁾	<i>t</i> ₁₀ CC	-	32	36	ns		
TDO hold after TCK falling edge ¹⁾	<i>t</i> ₁₈ CC	5	-	-	ns		

....

1) The falling edge on TCK is used to generate the TDO timing.

2) The setup time for TDO is given implicitly by the TCK cycle time.

3) The setup time for TDO is given implicitly by the TCK cycle time.




Figure 26 **Test Clock Timing (TCK)**






Figure 27 JTAG Timing



Debug via DAP

The following parameters are applicable for communication through the DAP debug interface.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
DAP0 clock period	<i>t</i> ₁₁ SR	25	_	_	ns	-
DAP0 high time	t ₁₂ SR	8	-	_	ns	-
DAP0 low time	t ₁₃ SR	8	-	_	ns	-
DAP0 clock rise time	t ₁₄ SR	_	-	4	ns	-
DAP0 clock fall time	t ₁₅ SR	_	-	4	ns	-
DAP1 setup to DAP0 rising edge	<i>t</i> ₁₆ SR	6	-	-	ns	-
DAP1 hold after DAP0 rising edge	<i>t</i> ₁₇ SR	6	-	-	ns	-
DAP1 valid per DAP0 clock period ¹⁾	<i>t</i> ₁₉ CC	17	20	-	ns	-

Table 37 DAP Interface Timing Parameters for Upper Voltage Range


1) The Host has to find a suitable sampling point by analyzing the sync telegram response.



Table 38 DAP interface Timing Parameters for Lower Voltage Range							
Parameter	Symbol	Values			Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
DAP0 clock period	<i>t</i> ₁₁ SR	25	-	-	ns	-	
DAP0 high time	<i>t</i> ₁₂ SR	8	-	-	ns	_	
DAP0 low time	<i>t</i> ₁₃ SR	8	-	-	ns	-	
DAP0 clock rise time	<i>t</i> ₁₄ SR	_	-	4	ns	-	
DAP0 clock fall time	<i>t</i> ₁₅ SR	_	-	4	ns	-	
DAP1 setup to DAP0 rising edge	<i>t</i> ₁₆ SR	6	-	-	ns	-	
DAP1 hold after DAP0 rising edge	<i>t</i> ₁₇ SR	6	-	-	ns	-	
DAP1 valid per DAP0 clock period ¹⁾	<i>t</i> ₁₉ CC	12	17	-	ns	-	

Table 38 DAP Interface Timing Parameters for Lower Voltage Range

1) The Host has to find a suitable sampling point by analyzing the sync telegram response.










Figure 29 Data Transfer Timing Host to Device (DAP1)




Figure 30 Data Transfer Timing Device to Host (DAP1)

Note: The transmission timing is determined by the receiving debugger by evaluating the sync-request synchronization pattern telegram.



Package and Reliability

5 Package and Reliability

In addition to the electrical parameters, the following specifications ensure proper integration of the XC2765X into the target system.

5.1 Packaging

These parameters specify the packaging rather than the silicon.

Parameter	Symbol	Lim	it Values	Unit	Notes	
		Min.	Max.			
Exposed Pad Dimension	$Ex \times Ey$	-	6.2 × 6.2	mm	_	
Power Dissipation	P_{DISS}	-	1.0	W	_	
Thermal resistance	$R_{\Theta JA}$	-	47	K/W	No thermal via ¹⁾	
Junction-Ambient			29	K/W	4-layer, no pad ²⁾	
			23	K/W	4-layer, pad ³⁾	

Table 39Package Parameters (PG-LQFP-100-8)

1) Device mounted on a 2-layer JEDEC board (according to JESD 51-3) or a 4-layer board without thermal vias; exposed pad not soldered.

2) Device mounted on a 4-layer JEDEC board (according to JESD 51-7) with thermal vias; exposed pad not soldered.

- 3) Device mounted on a 4-layer JEDEC board (according to JESD 51-7) with thermal vias; exposed pad soldered to the board.
- Note: To improve the EMC behavior, it is recommended to connect the exposed pad to the board ground, independent of the thermal requirements. Board layout examples are given in an application note.

Package Compatibility Considerations

The XC2765X is a member of the XC2000 Family of microcontrollers. It is also compatible to a certain extent with members of similar series and subfamilies.

Each package is optimized for the chip it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the Exposed Pad (if present) may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.



Package and Reliability

Package Outlines




Figure 31 PG-LQFP-100-8 (Plastic Green Thin Quad Flat Package)

All dimensions in mm.

You can find complete information about Infineon packages, packing and marking in our Infineon Internet Page "Packages": http://www.infineon.com/packages



Package and Reliability

5.2 Thermal Considerations

When operating the XC2765X in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 150 °C.

The difference between junction temperature and ambient temperature is determined by $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{\Theta JA}$

The internal power consumption is defined as

 $P_{\text{INT}} = V_{\text{DDP}} \times I_{\text{DDP}}$ (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as $P_{\text{IOSTAT}} = \Sigma((V_{\text{DDP}}-V_{\text{OH}}) \times I_{\text{OH}}) + \Sigma(V_{\text{OL}} \times I_{\text{OL}})$

The dynamic external power consumption caused by the output drivers (P_{IODYN}) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce V_{DDP} , if possible in the system
- Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers

www.infineon.com

Published by Infineon Technologies AG

B158-H9274-G3-X-7600