_General Description

The MAX5171/MAX5173 low-power, serial, voltage-output, 14-bit digital-to-analog converters (DACs) feature a precision output amplifier in a space-saving 16-pin QSOP package. The MAX5171 operates from a +5V single supply, and the MAX5173 operates from a +3V single supply. The output amplifier's inverting input is available to allow specific gain configurations, remote sensing, and high output current capability. This makes the MAX5171/MAX5173 ideal for a wide range of applications, including industrial process control. Both devices draw only 260 μ A of supply current, which reduces to 1 μ A in shutdown mode. In addition, the programmable power-up reset feature allows for a user-selectable output voltage of either 0 or midscale.

The 3-wire serial interface is compatible with SPI[™], QSPI[™], and MICROWIRE[™] standards. An input register followed by a DAC register provides a double-buffered input, allowing the input and DAC registers to be updated independently or simultaneously with a 16-bit serial word. Additional features include software and hardware shutdown, shutdown lockout, a hardware clear pin, and a reference input capable of accepting DC and offset AC signals. These devices provide a programmable digital output pin for added functionality and a serial-data output pin for daisy-chaining. All logic inputs are TTL/CMOS-compatible and are internally buffered with Schmitt triggers to allow direct interfacing to optocouplers.

The MAX5171/MAX5173 incorporate a proprietary on-chip circuit that keeps the output voltage virtually "glitch free," limiting the glitches to a few millivolts during power-up.

Both devices are available in 16-pin QSOP packages and are specified for the extended (-40°C to +85°C) temperature range. The MAX5171/MAX5173 are pin-compatible upgrades to the 12-bit MAX5175/MAX5177. For 100% pin-compatible DACs with an internal reference, see the 13-bit MAX5132/MAX5133 and the 12-bit MAX5122/MAX5123 data sheets.

Applications

Digitally Programmable 4–20mA Current Loops

Industrial Process Control

Digital Offset and Gain Adjustment

Motion Control

Automatic Test Equipment (ATE)

Remote Industrial Controls

µP-Controlled Systems

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp. Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

M/IXI/M


_Features

- ±1 LSB INL
- 1µA Shutdown Current
- Glitch Free" Output Voltage at Power-Up
- Single-Supply Operation: +5V (MAX5171) +3V (MAX5173)
- Full-Scale Output Range: +2.048V (MAX5173, V_{REF} = +1.25V) +4.096V (MAX5171, V_{REF} = +2.5V)
- ♦ Rail-to-Rail[®] Output Amplifier
- Low THD (-80dB) in Multiplying Operation
- SPI/QSPI/MICROWIRE-Compatible 3-Wire Serial Interface
- Programmable Shutdown Mode and Power-Up Reset
- Buffered Output Capable of Driving 5kΩ || 100pF Loads
- User-Programmable Digital Output Pin Allows Serial Control of External Components
- Pin-Compatible Upgrade to the 12-Bit MAX5175/MAX5177

_Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE | INL (LSB) |
|-------------|----------------|-------------|--------------|
| MAX5171AEEE | -40°C to +85°C | 16 QSOP | ±1 |
| MAX5171BEEE | -40°C to +85°C | 16 QSOP | ±2 |
| MAX5173AEEE | -40°C to +85°C | 16 QSOP | ±2 |
| MAX5173BEEE | -40°C to +85°C | 16 QSOP | ±4 |

_Pin Configuration



Functional Diagram appears at end of data sheet.

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

ABSOLUTE MAXIMUM RATINGS

| V _{DD} to AGND, DGND | 0.3V to +6.0V |
|-------------------------------|----------------------------------|
| AGND to DGND | 0.3V to +0.3V |
| Digital Inputs to DGND | 0.3V to +6.0V |
| DOUT, UPO to DGND | 0.3V to (V _{DD} + 0.3V) |
| FB, OUT, REF to AGND | 0.3V to (V _{DD} + 0.3V) |
| Maximum Current into Any Pin | 50mA |

Continuous Power Dissipation $(T_A = +70^{\circ}C)$

| 16-pin QSOP (derate 8mW/°C above +70 | °C)667mW |
|--------------------------------------|----------------|
| Operating Temperature Range | 40°C to +85°C |
| Storage Temperature Range | 65°C to +150°C |
| Lead Temperature (soldering, 10sec) | +300°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX5171

 $(V_{DD} = +5.0V \pm 10\%, V_{REF} = +2.5V, AGND = DGND, FB = OUT, R_L = 5k\Omega, C_L = 100pF referenced to ground, T_A = T_{MIN} to T_{MAX, unless otherwise noted}. Typical values are at T_A = +25°C.)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|------------------|---|-----------------------|-------|-----------------------|--------|
| STATIC PERFORMANCE | | | | | | |
| Resolution | | | 14 | | | Bits |
| Integral Nanlingerity (Nate 1) | INL | MAX5171A | | | ±1 | LSB |
| Integral Nonlinearity (Note 1) | | MAX5171B | | | ±2 | LOD |
| Differential Nonlinearity | DNL | | | | ±1 | LSB |
| Offset Error (Note 2) | Vos | | | | ±10 | mV |
| Gain Error | GE | R _L = ∞ | | -0.6 | ±4 | LSB |
| Gameno | GL | $R_L = 5k\Omega$ | | -1.6 | ±8 | LOD |
| Power-Supply Rejection Ratio | PSRR | | | 10 | 120 | μV/V |
| Output Noise Voltage | | f = 100kHz | | 1 | | LSBp-p |
| Output Thermal Noise Density | | | | 50 | | nV/√Hz |
| REFERENCE | · | | | | | |
| Reference Input Range | VREF | | 0 | | V _{DD} - 1.4 | V |
| Reference Input Resistance | R _{REF} | | 18 | | | kΩ |
| MULTIPLYING-MODE PERFOR | MANCE | | | | | |
| Reference -3dB Bandwidth | | VREF = 0.5Vp-p + 2.5VDC, slew-rate limited | | 350 | | kHz |
| Reference Feedthrough | | $\label{eq:VREF} \begin{array}{l} V_{REF}=3.6Vp\text{-}p+1.8V_{DC},f=1kHz,\\ \text{code}=all0s \end{array}$ | | -84 | | dB |
| Signal-to-Noise Plus Distortion Ratio SINAD | | V_{REF} = 1.4Vp-p + 2.5V _{DC} , f = 10kHz, code = 3FFF hex | | 84 | | dB |
| DIGITAL INPUTS | | | | | | |
| Input High Voltage | VIH | | 3 | | | V |
| Input Low Voltage VIL | | | | | 0.8 | V |
| Input Hysteresis | VHYS | | | 200 | | mV |
| Input Leakage Current | lin | V _{IN} = 0 or V _{DD} | | 0.001 | ±1 | μA |
| Input Capacitance | CIN | | | 8 | | рF |
| DIGITAL OUTPUTS | | • | | | | |
| Output High Voltage | VOH | I _{SOURCE} = 2mA | V _{DD} - 0.5 | 5 | | V |
| Output Low Voltage | VOL | I _{SINK} = 2mA | | 0.13 | 0.4 | V |

ELECTRICAL CHARACTERISTICS—MAX5171 (continued)

 $(V_{DD} = +5V \pm 10\%, V_{REF} = +2.5V, AGND = DGND, FB = OUT, R_L = 5k\Omega, C_L = 100pF$ referenced to ground, TA = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at TA = +25°C.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|-----------------|---|------|------|------|-------|
| DYNAMIC PERFORMANCE | | | | | | |
| Voltage Output Slew Rate | SR | | | 0.6 | | V/µs |
| Output Settling Time | | To ±0.5LSB, from 10mV to full scale | | 12 | | μs |
| Output Voltage Swing (Note 3) | | | 0 | | Vdd | V |
| Current into FB | | | -0.1 | 0 | 0.1 | μA |
| Time Required to Exit Shutdown | | | | 40 | | μs |
| Digital Feedthrough | | \overline{CS} = V _{DD} ; f _{SCLK} = 100kHz, V _{SCLK} = 5Vp-p | | 1 | | nV-s |
| POWER SUPPLIES | | | | | | |
| Positive Supply Voltage | V _{DD} | | 4.5 | | 5.5 | V |
| Power-Supply Current (Note 4) | IDD | | | 0.26 | 0.35 | mA |
| Shutdown Current (Note 4) | | | | 1 | 10 | μA |
| TIMING CHARACTERISTICS | | | | | | |
| SCLK Clock Period | tCP | | 100 | | | ns |
| SCLK Pulse Width High | | | 40 | | | ns |
| SCLK Pulse Width Low tCL | | | 40 | | | ns |
| CS Fall to SCLK Rise Setup tcst Time tcst | | | 40 | | | ns |
| SCLK Rise to \overline{CS} Rise Hold Time | tCSH | | 0 | | | ns |
| SDI Setup Time | tDS | | 40 | | | ns |
| SDI Hold Time | tDH | | 0 | | | ns |
| SCLK Rise to DOUT Valid Propagation Delay | tDO1 | CLOAD = 200pF | | | 80 | ns |
| SCLK Fall to DOUT Valid Propagation Delay | | C _{LOAD} = 200pF | | | 80 | ns |
| SCLK Rise to $\overline{\text{CS}}$ Fall Delay | tCS0 | | 10 | | | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Hold Time | tCS1 | | 40 | | | ns |
| CS Pulse Width High | tcsw | | 100 | | | ns |

ELECTRICAL CHARACTERISTICS—MAX5173

 $(V_{DD} = +2.7V \text{ to } +3.6V, V_{REF} = 1.25V, AGND = DGND, FB = OUT, R_L = 5k\Omega, C_L = 100pF$ referenced to ground, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C).

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|--------|--|-----------------------|-------|-----------------------|--------|
| STATIC PERFORMANCE | | | | | | |
| Resolution | | | 14 | | | Bits |
| Internet Newline with (Nete 5) | INL | MAX5173A | | | ±2 | LSB |
| Integral Nonlinearity (Note 5) | | MAX5173B | | | ±4 | LOB |
| Differential Nonlinearity | DNL | | | | ±1 | LSB |
| Offset Error (Note 2) | Vos | | | | ±10 | mV |
| Gain Error | GE | RL = ∞ | | -0.6 | ±4 | LSB |
| Gain Error | GE | $R_L = 5k\Omega$ | | -1.6 | ±8 | LOD |
| Power-Supply Rejection Ratio | PSRR | | | 10 | 120 | μV/V |
| Output Noise Voltage | | f = 100kHz | | 2 | | LSBp-p |
| Output Thermal Noise Density | | | | 50 | | nV/√Hz |
| REFERENCE | | | | | | |
| Reference Input Range | VREF | | 0 | | V _{DD} - 1.4 | V |
| Reference Input Resistance RREF | | | 18 | | | kΩ |
| MULTIPLYING-MODE PERFOR | MANCE | | | | | |
| Reference -3dB Bandwidth | | V _{REF} = 0.5Vp-p + 1.25V _{DC} , slew-rate limited | | 350 | | kHz |
| Reference Feedthrough | | $V_{REF} = 1.6Vp-p + 0.8V_{DC}$, f = 1kHz, code = all 0s | | -84 | | dB |
| Signal-to-Noise Plus Distortion Ratio SINAD | | $V_{\text{REF}} = 0.9 Vp-p + 1.25 V_{DC}$, f = 10kHz, code = 3 FFF Hex | | 78 | | dB |
| DIGITAL INPUTS | | | | | | |
| Input High Voltage | VIH | | 2.2 | | | V |
| Input Low Voltage VIL | | | | | 0.8 | V |
| Input Hysteresis V _{HYS} | | | | 200 | | mV |
| Input Leakage Current IIN | | VIN = 0 or VDD | -1 | 0.001 | ±1 | μA |
| Input Capacitance | CIN | | | 8 | | pF |
| DIGITAL OUTPUTS | | • | | | | - |
| Output High Voltage | VOH | ISOURCE = 2mA | V _{DD} - 0.5 | 5 | | V |
| Output Low Voltage | VOL | I _{SINK} = 2mA | | 0.13 | 0.4 | V |

ELECTRICAL CHARACTERISTICS—MAX5173 (continued)

 $(V_{DD} = +2.7V \text{ to } +3.6V, V_{REF} = 1.25V, AGND = DGND, FB = OUT, R_L = 5k\Omega, C_L = 100pF$ referenced to ground, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C).

| DYNAMIC PERFORMANCESR0.0.0Voltage Output Setting TimeTo ± 0.5 LSB, from 10mV to full-scale12Output Voltage Swing (Note 3)00Current into FB-0.10Time Required to Exit Shutdown $CS = VDD, DIN = 50$ kHz; f _{SCLK} = 100kHz, VSCLK = 3Vp-p1POWER SUPPLIESPower Supply VoltageVDDPower Supply VoltageVDDStutk own for the full state of the full state o | P MAX | |
|---|-----------------|------|
| Output Settling TimeTo $\pm 0.5LSB$, from 10mV to full-scale12Output Voltage Swing (Note 3)0Current into FB-0.1Time Required to Exit Shutdown40Digital Feedthrough $\overline{CS} = V_{DD}$, DIN = 50kHz; fSCLK = 100kHz, VSCLK = 3VP-p1POWER SUPPLIESPower-Supply VoltageVDDPower-Supply Current (Note 4)11100.2ScLK Clock PeriodtCP0.2SCLK Pulse Width HightCH75SCLK Rise to CS Rise Hold TimetCSS60SDI Hold TimetDH0SCLK Fails to DOUT Valid Propagation DelaytD02CLOAD = 200pFSCLK Rise to CS Fall DelaytCs010CS Rise to SCLK Rise Hold TimetCS10CLOAD = 200pF1075SCLK Rise to CS Fall DelaytCs010CLOAD = 200pF1010 | | |
| Output Voltage Swing (Note 3)0Current into FB-0.10Time Required to Exit Shutdown $\overline{CS} = V_{DD}$, DIN = 50kHz; fSCLK = 100kHz, VSCLK = 3Vp-p1Digital Feedthrough $\overline{CS} = V_{DD}$, DIN = 50kHz; fSCLK = 100kHz, VSCLK = 3Vp-p1POWER SUPPLIESPower-Supply VoltageVDDPower-Supply Current (Note 4)IDD0.21Shutdown Current (Note 4)IDD0.22ScLK Clock PeriodtCP150SCLK Valse Width HightCH75SCLK Rulse Width LowtCL75SCLK Rise to \overline{CS} Rise Hold Timetcss60SDI Setup TimetDS60SDI Setup TimetDH0SCLK Rise to DOUT Valid Propagation DelaytDO1CLOAD = 200pFSCLK Rise to \overline{CS} Fall DelaytCS010 \overline{CS} Rise to SCLK Rise Hold TimetCS010 | 6 | V/µs |
| Current into FB-0.10Time Required to Exit Shutdown $\overline{CS} = V_{DD}$, DIN = 50kHz; fSCLK = 100kHz, VSCLK = 3Vp-p1POWER SUPPLIESPower-Supply VoltageVDPower-Supply Current (Note 4)IDD0.21Shutdown Current (Note 4)IDD0.22Shutdown Current (Note 4)I1TIMING CHARACTERISTICSSCLK Clock PeriodtCPSCLK Clock PeriodtCPSCLK Rulse Width HightCHtCSSGCLK Rise to CS Rise HoldTimetCSS60SCLK Rise to CS Rise HoldTimetDH0SCLK Rise to DOUT Valid Propagation DelaytDO1CLOAD = 200pFSCLK Rise to CS Fall DelaytCs010CS Rise to SCLK Rise Hold TimetCs175 | 2 | μs |
| Time Required to Exit ShutdownCS $CS = VDD, DIN = 50kHz; fSCLK = 100kHz, VSCLK = 3VD-p40Digital Feedthrough\overline{CS} = VDD, DIN = 50kHz; fSCLK = 100kHz, VSCLK = 3VD-p1POWER SUPPLIESPower Supply VoltageVDD2.7Power-Supply Current (Note 4)IDD0.2Shutdown Current (Note 4)IDD0.2Source (Note 4)IDD0.2Subt Supply VoltageVD0.2Source (Note 4)IDD0.2Subt Supply VoltageVD0.2Source (Note 4)IDDTIMING CHARACTERISTICS150SCLK Clock PeriodtCP75SCLK Pulse Width LowtCL75SCLK Pulse Width LowtCL75CS Fall to SCLK Rise SetupTimetCSS60SCLK Rise to \overline{CS} Rise HoldTimetDS60SDI Setup TimetDS60SDI Hold TimetDH0SCLK Rise to DOUT ValidPropagation DelaytDO1CLOAD = 200pFSCLK Rise to \overline{CS} Fall DelaytCS010CS Rise to SCLK Rise Hold TimetCS175$ | V _{DD} | V |
| Digital Feedthrough $\overrightarrow{CS} = V_{DD}$, DIN = 50kHz; f _{SCLK} = 100kHz, V _{SCLK} = 3Vp-p1POWER SUPPLIESPower-Supply VoltageV_{DD2.7Power-Supply Current (Note 4)IDD0.2Shutdown Current (Note 4)IDD0.2Source K Clock Periodtcp150SCLK Clock Periodtcp150SCLK Pulse Width HightcH75SCLK Pulse Width LowtcL75CS Fall to SCLK Rise Setup Timetcss60SDI Setup Timetbs60SDI Setup Timetbs60SCLK Rise to CS Rise Hold Timetbs60SCLK Rise to DOUT Valid Propagation Delaytbo1CLOAD = 200pFSCLK Rise to CS Fall Delaytbo2CLOAD = 200pFSCLK Rise to SCLK Rise Hold Timetbo210CS Rise to SCLK Rise Hold Timetbo210 | 0.1 | μA |
| Digital Peedinfougn $V_{SCLK} = 3V_{P-P}$ Control of the second sec |) | μs |
| Positive Supply VoltageVDD2.7Power-Supply Current (Note 4)IDD0.2Shutdown Current (Note 4)IDD1TIMING CHARACTERISTICSSCLK Clock PeriodtCPSCLK Clock PeriodtCH75SCLK Pulse Width HightCH75SCLK Pulse Width LowtCL75CS Fall to SCLK Rise Setup TimetCSS60SCLK Rise to CS Rise Hold TimetCSS0SDI Setup TimetDS60SDI Hold TimetDH0SCLK Rise to DOUT Valid Propagation DelaytDO1CLOAD = 200pFSCLK Rise to CS Fall DelaytCS010CLAR Rise to CS Fall DelaytCS010 | | nV-s |
| Power-Supply Current (Note 4)IDD0.20Shutdown Current (Note 4)1TIMING CHARACTERISTICSSCLK Clock PeriodtCPSCLK Pulse Width HightCHCS Fall to SCLK Rise Setup TimetCSSCS Fall to SCLK Rise Setup TimetCSSSCLK Rise to CS Rise Hold TimetCSSSDI Setup TimetDSSCLK Rise to DOUT Valid Propagation DelaytD01SCLK Fall to DOUT Valid Propagation DelaytD02SCLK Rise to CS Fall DelaytCS0SCLK Rise to SCLK Rise Hold TimetD02SCLK Rise to SCLK Rise Hold TimetCS0SCLK Rise to SCLK Rise Hold TimetCS1 | 1 | 1 |
| Shutdown Current (Note 4)1TIMING CHARACTERISTICSSCLK Clock PeriodtCP150SCLK Pulse Width HightCH75SCLK Pulse Width LowtCL75CS Fall to SCLK Rise Setup TimetCSS6060SCLK Rise to CS Rise Hold TimetCSS0SDI Setup TimetDS6060SDI Setup TimetDH060SCLK Rise to DOUT Valid Propagation DelaytD01CLOAD = 200pF60SCLK Rise to CS Fall DelaytCS010CS Rise to SCLK Rise Hold TimetCS175 | 3.6 | V |
| TIMING CHARACTERISTICSSCLK Clock PeriodtCP150SCLK Pulse Width HightCH75SCLK Pulse Width LowtCL75CS Fall to SCLK Rise Setup TimetCSS60SCLK Rise to CS Rise Hold TimetCSS0SDI Setup TimetDS60SDI Setup TimetDH0SCLK Rise to DOUT Valid Propagation DelaytD01CLOAD = 200pFSCLK Rise to CS Fall DelaytCS010CLOAD = 200pF10 | 26 0.35 | 6 mA |
| SCLK Clock PeriodtCP150SCLK Pulse Width HightCH75SCLK Pulse Width LowtCL75CS Fall to SCLK Rise Setup TimetCSS60SCLK Rise to CS Rise Hold TimetCSS0SDI Setup TimetDS60SDI Setup TimetDH0SCLK Rise to DOUT Valid Propagation DelaytD01CLOAD = 200pFSCLK Rise to CS Fall DelaytCS010CS Rise to SCLK Rise to CS Fall DelaytCS010 | 10 | μA |
| SCLK Pulse Width HightCH75SCLK Pulse Width LowtCL75CS Fall to SCLK Rise Setup TimetCSS60SCLK Rise to CS Rise Hold TimetCSS0SDI Setup TimetDS60SDI Setup TimetDH0SCLK Rise to DOUT Valid Propagation DelaytD01CLOAD = 200pFSCLK Rise to CS Fall DelaytD02CLOAD = 200pFSCLK Rise to SCLK Rise Hold TimetD0210CS Rise to SCLK Rise Hold TimetCS010 | | |
| SCLK Pulse Width LowtCL75CS Fall to SCLK Rise Setup TimetCSS60SCLK Rise to CS Rise Hold TimetCSS0SDI Setup TimetDS60SDI Setup TimetDH0SCLK Rise to DOUT Valid Propagation DelaytD01CLOAD = 200pFSCLK Rise to CS Fall DelaytD02CLOAD = 200pFSCLK Rise to SCLK Rise to CS Fall DelaytCS010CS Rise to SCLK Rise Hold TimetCS175 | | ns |
| CS Fall to SCLK Rise Setup Timetcss60SCLK Rise to CS Rise Hold Timetcss0SDI Setup Timetbs60SDI Setup Timetbs60SDI Hold TimetbH0SCLK Rise to DOUT Valid Propagation DelaytbO1CLOAD = 200pFSCLK Fall to DOUT Valid Propagation DelaytbO2CLOAD = 200pFSCLK Rise to CS Fall DelaytbO210SCLK Rise to SCLK Rise Hold Timetcs010 | | ns |
| TimeICSS60SCLK Rise to CS Rise Hold Timetcss0SDI Setup TimetDS60SDI Hold TimetDH0SCLK Rise to DOUT Valid Propagation DelaytD01CLOAD = 200pFSCLK Fall to DOUT Valid Propagation DelaytD02CLOAD = 200pFSCLK Rise to CS Fall DelaytCS010CS Rise to SCLK Rise Hold TimetCS175 | | ns |
| TimetCSS0SDI Setup TimetDS60SDI Hold TimetDH0SCLK Rise to DOUT Valid Propagation DelaytDO1CLOAD = 200pFSCLK Fall to DOUT Valid Propagation DelaytDO2CLOAD = 200pFSCLK Rise to CS Fall DelaytCS010CS Rise to SCLK Rise Hold TimetCS175 | | ns |
| SDI Hold TimetDH0SCLK Rise to DOUT Valid Propagation DelaytDO1CLOAD = 200pFSCLK Fall to DOUT Valid Propagation DelaytDO2CLOAD = 200pFSCLK Rise to CS Fall DelaytDO2CLOAD = 200pFSCLK Rise to CS Fall DelaytCS010CS Rise to SCLK Rise Hold TimetCS175 | | ns |
| SCLK Rise to DOUT Valid Propagation DelaytDO1CLOAD = 200pFSCLK Fall to DOUT Valid Propagation DelaytDO2CLOAD = 200pFSCLK Rise to CS Fall DelaytCS010CS Rise to SCLK Rise Hold TimetCS175 | | ns |
| Propagation DelaytDO1CLOAD = 200pFSCLK Fall to DOUT Valid Propagation DelaytDO2CLOAD = 200pFSCLK Rise to CS Fall DelaytCS010CS Rise to SCLK Rise Hold TimetCS175 | | ns |
| Propagation DelaytDO2CLOAD = 200pFSCLK Rise to CS Fall DelaytCS010CS Rise to SCLK Rise Hold TimetCS175 | 200 | ns |
| CS Rise to SCLK Rise Hold Time tcs1 75 | 200 | ns |
| | | ns |
| | | ns |
| CS Pulse Width High t _{CSW} 150 | | ns |

Note 1: INL guaranteed between codes 64 and 16383.

Note 2: Offset is measured at the code that comes closest to 10mV.


Note 3: Accuracy is better than 1.0 LSB for V_{OUT} = 10mV to V_{DD} - 180mV. Guaranteed by PSR test on end points.

Note 4: R_L = open and digital inputs are either V_{DD} or DGND.

Note 5: INL guaranteed between codes 128 and 16383.

Typical Operating Characteristics


(MAX5171: $V_{DD} = +5V$, $V_{REF} = 2.5V$; MAX5173: $V_{DD} = +3V$, $V_{REF} = 1.25V$; $C_L = 100pF$, FB = OUT, code = 3FFF hex, $T_A = +25^{\circ}C$, unless otherwise noted.)



MAX5171/MAX5173

_Typical Operating Characteristics (continued)

(MAX5171: $V_{DD} = +5V$, $V_{REF} = 2.5V$; MAX5173: $V_{DD} = +3V$, $V_{REF} = 1.25V$; $C_L = 100pF$, FB = OUT, code = 3FFF hex, $T_A = +25^{\circ}C$, unless otherwise noted.)




MAX5171/MAX5173

Typical Operating Characteristics (continued)


(MAX5171: $V_{DD} = +5V$, $V_{REF} = 2.5V$; MAX5173: $V_{DD} = +3V$, $V_{REF} = 1.25V$; $C_L = 100pF$, FB = OUT, code = 3FFF hex, $T_A = +25^{\circ}C$, unless otherwise noted.)


MAX5173



Typical Operating Characteristics (continued)

 $(MAX5171: V_{DD} = +5V, V_{REF} = 2.5V; MAX5173: V_{DD} = +3V, V_{REF} = 1.25V; C_L = 100pF, FB = OUT, code = 3FFF hex, T_A = +25°C, unless otherwise noted.)$





MAX5171/MAX5173

Pin Description

| PIN | NAME | FUNCTION | | |
|-----|-----------------|--|--|--|
| 1 | FB | Feedback Input | | |
| 2 | OUT | Voltage Output. High impedance in shutdown. Output voltage is limited to VDD. | | |
| 3 | RS | Reset Mode Select (digital input). Connect to V_{DD} to select midscale reset output value. Connect to DGND to select 0 reset output value. | | |
| 4 | PDL | Power-Down Lockout (digital input). Connect to V _{DD} to allow shutdown. Connect to DGND to disable shut- down. | | |
| 5 | CLR | Clear DAC (digital input). Clears the DAC to its predetermined output state as set by RS. | | |
| 6 | CS | Chip-Select Input (digital input) | | |
| 7 | DIN | Serial-Data Input (digital input). Data is clocked in on the rising edge of SCLK. | | |
| 8 | SCLK | Serial Clock Input (digital input) | | |
| 9 | DGND | Digital Ground | | |
| 10 | DOUT | Serial-Data Output | | |
| 11 | UPO | User-Programmable Output. State is set by serial input. | | |
| 12 | SHDN | Shutdown (digital input). Pulling SHDN high when $\overline{PDL} = V_{DD}$ places the chip in shutdown mode with a maximum shutdown current 0f 10µA. | | |
| 13 | AGND | Analog Ground | | |
| 14 | REF | Reference Input. Maximum V _{REF} is V _{DD} - 1.4V. | | |
| 15 | N.C. | No Connection | | |
| 16 | V _{DD} | Positive Supply. Bypass to AGND with a 4.7μ F capacitor in parallel with a 0.1μ F capacitor. | | |

Detailed Description

The MAX5171/MAX5173 14-bit, serial, voltage-output DACs operate with a 3-wire serial interface. These devices include a 16-bit shift register and a doublebuffered input composed of an input register and a DAC register (see *Functional Diagram*). In addition, the negative terminal of the output amplifier is available. The DACs are designed with an inverted R-2R ladder network (Figure 1), which produces a weighted voltage proportional to the reference voltage.

Reference Input

The reference input accepts both AC and DC values with a voltage range extending from 0 to V_{DD} - 1.4V. The following equation represents the resulting output voltage:

$$V_{OUT} = \frac{V_{REF} \cdot N \cdot Gain}{16384}$$

where N is the numeric value of the DAC's binary input code (0 to 16383), V_{REF} is the reference voltage, and Gain is the externally set voltage gain. The maximum output voltage is V_{DD}. The reference pin has a minimum impedance of $18k\Omega$ and is code dependent.


Output Amplifier


The MAX5171/MAX5173's DAC output is internally buffered by a precision amplifier with a typical slew rate of 0.6V/µs. Access to the output amplifier's inverting input provides flexibility in output gain setting and signal conditioning (see *Applications Information*).

The output amplifier settles to ± 0.5 LSB from a full-scale transition within 12µs, when loaded with 5k Ω in parallel with 100pF. Loads less than 2k Ω degrade performance.

Shutdown Mode

The MAX5171/MAX5173 feature a software- and hardware-programmable shutdown mode that reduces the typical supply current to 1µA. Enter shutdown by writing the appropriate input-control word as shown in Table 1, or by using the hardware shutdown. In shutdown mode, the reference input and amplifier output become highimpedance, and the serial interface remains active. Data in the input register is saved, allowing the MAX5171/MAX5173 to recall the prior output state when returning to normal operation. To exit shutdown, reload the DAC register from the shift register by simultaneously loading the input and DAC registers or by toggling PDL. When returning from shutdown, wait 40µs for the output to settle.





Power-Down Lockout

Power-down lockout disables the software/hardware shutdown mode. A high-to-low transition on PDL brings the device out of shutdown, returning the output to its previous state.

Shutdown

Pulling SHDN high while PDL is high places the MAX5171/MAX5173 in shutdown mode. Pulling SHDN low does not return the device to normal operation. A high-to-low transition on PDL or an appropriate command from the serial data line is required to exit shutdown (see Table 1 for commands).

Serial Interface

The MAX5171/MAX5173 3-wire serial interface is compatible with SPI/QSPI (Figure 2) and MICROWIRE (Figure 3) interface standards. The 16-bit serial input word consists of two control bits and 14 bits of data (MSB to LSB).

The control bits determine the MAX5171/MAX5173's response as outlined in Table 1. The MAX5171/MAX5173's digital inputs are double buffered, which allows any of the following:

- Loading the input register without updating the DAC register.
- Updating the DAC register from the input register.
- Updating the input and DAC registers simultaneously.






Figure 2. Connections for SPI/QSPI




Figure 3. Connections for MICROWIRE

The MAX5171/MAX5173 accepts one 16-bit packet or two 8-bit packets sent while $\overline{\rm CS}$ remains low. The MAX5171/MAX5173 allow the following to be configured:

- Clock edge on which serial data output (DOUT) is clocked.
- State of the user-programmable logic output.
- Configuration of the reset state.

Specific commands for setting these are shown in Table 1.

The general timing diagram in Figure 4 illustrates how the MAX5171/MAX5173 acquire data. \overline{CS} must go low at least t_{CSS} before the rising edge of the serial clock (SCLK). With \overline{CS} low, data is clocked into the register on the rising edge of SCLK. The maximum serial clock frequency guaranteed for proper operation is 10MHz for the MAX5171 and 6MHz for the MAX5173. See Figure 5 for a detailed timing diagram of the serial interface.

Serial Data Output (DOUT)

The serial-data output, DOUT, is the internal shift register's output; it allows for daisy-chaining of multiple devices as well as data readback (see *Applications Information*). By default upon start-up, data shifts out of DOUT on the serial clock's rising edge (Mode 0) and provides a lag of 16 clock cycles, thus maintaining SPI, QSPI, and MICROWIRE compatibility. However, if the device is programmed for Mode 1, then the output data lags DIN by 16.5 clock cycles and is clocked out on the serial clock's rising edge. During shutdown, DOUT retains its last digital state prior to shutdown.

User-Programmable Logic Output (UPO) The UPO allows control of an external device through the serial interface, thereby reducing the number of

| 16-BIT SERIAL WORD | | RIAL WORD | FUNCTION |
|--------------------|----|---------------------|--|
| C1 | C0 | D13D0 | FUNCTION |
| 0 | 0 | 14-bit DAC data | Load input register; DAC registers are unchanged. |
| 0 | 1 | 14-bit DAC data | Load input register; DAC registers are updated (start up DAC with new data). |
| 1 | 0 | x x x xxx xxxx xxxx | Update DAC register from input register (start up DAC with data previously stored in the input registers). |
| 1 | 1 | 0 0 x xxx xxxx xxxx | No operation (NOP). |
| 1 | 1 | 0 1 x xxx xxxx xxxx | Shut down DAC (provided $\overline{PDL} = 1$). |
| 1 | 1 | 1 0 0 xxx xxxx xxxx | UPO goes low (default). |
| 1 | 1 | 1 0 1 xxx xxxx xxxx | UPO goes high. |
| 1 | 1 | 1 1 0 xxx xxxx xxxx | Mode 1, DOUT clocked out on SCLK's rising edge. |
| 1 | 1 | 1 1 1 xxx xxxx xxxx | Mode 0, DOUT clocked out on SCLK's falling edge (default). |

Table 1. Serial-Interface Programming Commands




Figure 4. Serial-Interface Timing Diagram




Figure 5. Detailed Serial-Interface Timing Diagram

microcontroller I/O pins required. During power-down, this output will retain its digital state prior to shutdown. When $\overline{\text{CLR}}$ is pulled low, UPO will reset to its programmed default state. See Table 1 for specific commands to control the UPO.

Reset (RS) and Clear (CLR)

The MAX5171/MAX5173 offers a clear pin which resets the output voltage. If RST = DGND, then $\overline{\text{CLR}}$ resets the output voltage to the minimum voltage (0 if no offset is introduced). If RST = V_{DD}, then $\overline{\text{CLR}}$ resets the output voltage to midscale. In either case, $\overline{\text{CLR}}$ resets UPO to its programmed default state.

Applications Information

Unipolar Output

Figure 6 shows the MAX5171/MAX5173 configured for unipolar, rail-to-rail operation with a gain of +2V/V. Table 2 lists the codes for unipolar output voltages. The output voltage is limited to V_{DD}.

Bipolar Output

Figure 7 shows the MAX5171/MAX5173 configured for bipolar output operation. The output voltage is given by the following equation (FB = OUT):

$$V_{OUT} = V_{REF} \left(\frac{2 \cdot N}{16384} - 1 \right)$$

where N represents the numeric value of the DAC's binary input code and VREF is the voltage of the external reference. Table 3 shows digital codes and the corresponding output voltage for Figure 7's circuit.



MAX5171/MAX5173




Figure 6. Unipolar Output Circuit (Rail-to-Rail)

Table 2. Unipolar Code Table(Circuit of Figure 6)

| DAC CON MSB | ITENTS LSB | ANALOG OUTPUT |
|----------------|---------------|------------------------------------|
| 11 1111 11 | 11 1111 | 2 • V _{REF} (16383/16384) |
| 10 0000 00 | 00 0001 | 2 • V _{REF} (8193/16384) |
| 10 0000 00 | 000 000 | 2 • V _{REF} (8192/16384) |
| 01 1111 11 | 11 1111 | 2 • V _{REF} (8191/16384) |
| 00 0000 00 | 00 0001 | 2 • V _{REF} (1/16384) |
| 00 0000 00 | 000 000 | 0 |

Daisy-Chaining Devices

The serial data output pin (DOUT) allows multiple MAX5171/MAX5173s to be daisy-chained together, as shown in Figure 8. The advantage of this is that only two lines are needed to control all of the DACs on the line. The disadvantage is that it takes *n* commands to program the DACs. Figure 9 shows several MAX5171/MAX5173s sharing one common DIN signal line. In this configuration, the data bus is common to all devices. However, this configuration uses more I/O lines because each device requires a dedicated \overline{CS} line. The benefit is that only one command is needed to program any DAC.

Using an AC Reference

The MAX5171/MAX5173 accepts reference voltages with AC components as long as the reference voltage remains between 0 and V_{DD} - 1.4V. Figure 10 shows a technique for applying a sine-wave signal to the REF. The reference voltage must remain above AGND.




Figure 7. Bipolar Output Circuit

Table 3. Bipolar Code Table(Circuit of Figure 7)

| DAC CONTENTS MSB LSB | ANALOG OUTPUT |
|-------------------------|---|
| 11 1111 1111 1111 | +V _{REF} [(2 · 16383/16384) - 1] |
| 10 0000 0000 0001 | +V _{REF} [(2 • 8193/16384) - 1] |
| 10 0000 0000 0000 | +V _{REF} [(2 • 8192/16384) - 1] |
| 01 1111 1111 1111 | +VREF [(2 • 8191/16384) - 1] |
| 00 0000 0000 0001 | +V _{REF} [(2 • 1/16384) - 1] |
| 00 0000 0000 0000 | -V _{REF} |

Digitally Programmable Current Source The circuit of Figure 11 places an NPN transistor (2N3904 or similar) within the op amp feedback loop to implement a digitally programmable, unidirectional current source. The output current is calculated with the following equation:

$$I_{OUT} = \frac{V_{REF} \cdot N}{R \cdot 16384}$$

where N is the numeric value of the DAC's binary input code and R is the sense resistor shown in Figure 11.

Power-Supply and Layout Considerations Wire-wrap boards are not recommended. For optimum system performance, use PC boards with separate analog and digital ground planes. Connect the two ground planes together at the low-impedance powersupply source. Connect the DGND and AGND pins together at the IC. The best ground connection is achieved by connecting the DAC's DGND and AGND pins together and connecting that point to the system analog ground plane. If the DAC's DGND is connected to the system digital ground, digital noise may get through to the DAC's analog portion. Bypass the power supply with a 4.7μ F capacitor in parallel with a 0.1μ F capacitor to AGND. Minimize the capacitor lead lengths to reduce inductance. If noise becomes an issue, use shielding and/or ferrite beads to increase isolation.

To maintain INL and DNL performance, as well as gain drift, it is extremely important to provide the lowest possible reference output impedance at the DAC reference input pin. INL degrades if the series resistance on the REF pin exceeds 0.1Ω . The same consideration must be made for the AGND pin.




Figure 8. Daisy-Chaining MAX5171/MAX5173 Devices





Figure 9. Multiple MAX5171/MAX5173s Sharing Common DIN and SCLK Lines







Figure 10. AC Reference Input Circuit

Figure 11. Digitally Programmable Current Source


Functional Diagram

MAX5171/MAX5173



_____ Chip Information

TRANSISTOR COUNT: 3457



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1999 Maxim Integrated Products

16

is a registered trademark of Maxim Integrated Products.