# **ON Semiconductor**

# Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

# MOSFET – Power, Single, N-Channel 30 V, 98 A

# NVTYS003N03CL

## **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Param	Symbol	Value	Unit		
Drain-to-Source Voltage			V <sub>DSS</sub>	30	٧
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain	.A		I <sub>D</sub>	23	Α
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 100°C	1	16	
Power Dissipation R <sub>θJA</sub>		T <sub>A</sub> = 25°C	P <sub>D</sub>	3	W
(Note 1)	Steady State	T <sub>A</sub> = 100°C	1	2	
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	98	Α
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C	1	70	
Power Dissipation		T <sub>C</sub> = 25°C	P <sub>D</sub>	59	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C	1	30	
Pulsed Drain Current	rain Current $T_A = 25^{\circ}C$ , $t_p = 10 \mu s$			446	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Did	Is	50	Α		
Single Pulse Drain-to-Source Avalanche Energy $(I_L = 7.4 A_{pk})$			E <sub>AS</sub>	173	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.




## ON Semiconductor®

## www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
30 V	3.6 mΩ @ 10 V	98 A
30 V	5.1 mΩ @ 4.5 V	90 A

#### **N-Channel MOSFET**





CASE 760AD

## MARKING DIAGRAM

003N 03CL AWLYW

003N03CL = Specific Device Code

A = Assembly Location

WL = Wafer Lot Y = Year W = Work Week

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
NVTYS003N03CLTWG	LFPAK33 (Pb-Free)	3000 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	2.5	°C/W
Junction-to-Ambient - Steady State	$R_{ heta JA}$	47.2	C/VV

The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Zero Gate Voltage Drain Current	Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
Drain-to-Source Breakdown Voltage Temperature Coefficient	OFF CHARACTERISTICS					•		•
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			٧
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						19		mV/°C
Gate-to-Source Leakage Current $I_{GSS}$ $V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$ ± 100         nA           ON CHARACTERISTICS (Note 5)           Gate Threshold Voltage $V_{GS(TH)}$ $V_{GS} = V_{DS}, I_D = 250 \mu A$ 1.3         2.2         V           Negative Threshold Temperature Coefficient $V_{GS(TH)}/T_J$ $V_{GS} = 10 \text{ V}$ $I_D = 30 \text{ A}$ 2.7         3.6         mV/r³           Drain-to-Source On Resistance $R_{DS(on)}$ $V_{GS} = 10 \text{ V}$ $I_D = 30 \text{ A}$ 4         5.1         mΩ           Forward Transconductance $g_{FS}$ $V_{DS} = 1.5 \text{ V}, I_D = 15 \text{ A}$ 64         3.6         mΩ           Forward Transconductance $g_{FS}$ $V_{DS} = 1.5 \text{ V}, I_D = 15 \text{ A}$ 64         3.0         3.0           Gate Resistance $R_G$ $T_A = 25^{\circ}\text{C}$ 0.8         9.2         9.2           CHARGES AND CAPACITANCES $V_{GS} = 0.0 \text{ V}, f = 1 \text{ MHz}, V_{DS} = 15 \text{ V}$ 983         pF           Reverse Transfer Capacitance $C_{RSS}$ $V_{GS} = 0.0 \text{ V}, f = 1 \text{ MHz}, V_{DS} = 15 \text{ V}, f = 1 \text{ MHz}$ 0.016         1.2         1.2         1.2         1.2         1.2         1.2         1.2	Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$			1.0	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	μΑ
Gate Threshold Voltage $V_{GS(TH)}$ $V_{GS} = V_{DS}$ , $I_D = 250  \mu A$ 1.3         2.2         V           Negative Threshold Temperature Coefficient $V_{GS(TH)}/T_J$ —5.46         mV/s/s/s/s/s/s/s/s/s/s/s/s/s/s/s/s/s/s/s	Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ON CHARACTERISTICS (Note 5)							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μΑ	1.3		2.2	V
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.46		mV/°C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		2.7	3.6	<b>~</b> 0
Gate Resistance         R <sub>G</sub> T <sub>A</sub> = 25°C         0.8         Ω           CHARGES AND CAPACITANCES           Input Capacitance         C <sub>ISS</sub> V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V         983         pF           Output Capacitance         C <sub>OSS</sub> V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 15 V, f = 1 MHz         0.016         pF           Reverse Transfer Capacitance         C <sub>RSS</sub> /C <sub>ISS</sub> V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 15 V, f = 1 MHz         0.016         pF           Capacitance Ratio         C <sub>RSS</sub> /C <sub>ISS</sub> V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 15 V, f = 1 MHz         0.016         pF           Total Gate Charge         Q <sub>G(TOT)</sub> V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A         5         pr           Gate—to—Drain Charge         Q <sub>G</sub> V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A         5         V           Gate Plateau Voltage         V <sub>GS</sub> V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A         26         nC           SWITCHING CHARACTERISTICS (Note 6)           Turn—On Delay Time         t <sub>d</sub> (ON)         V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 Ω         7         I <sub>D</sub> = 15 A, R <sub>G</sub> = 3.0 Ω         20         ns			V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		4	5.1	ms2
$ \begin{array}{ c c c c c c c } \hline \textbf{CHARGES AND CAPACITANCES} \\ \hline \textbf{Input Capacitance} & \textbf{C}_{ISS} \\ \hline \textbf{Output Capacitance} & \textbf{C}_{OSS} \\ \hline \textbf{Reverse Transfer Capacitance} & \textbf{C}_{RSS} \\ \hline \textbf{Capacitance Ratio} & \textbf{C}_{RSS} \\ \hline \textbf{Capacitance Ratio} & \textbf{C}_{RSS}/\textbf{C}_{ISS} \\ \hline \textbf{Total Gate Charge} & \textbf{Q}_{G(TOT)} \\ \hline \textbf{Threshold Gate Charge} & \textbf{Q}_{GS} \\ \hline \textbf{Gate-to-Drain Charge} & \textbf{Q}_{GS} \\ \hline \textbf{Gate Plateau Voltage} & \textbf{V}_{GP} \\ \hline \textbf{Total Gate Charge} & \textbf{Q}_{G(TOT)} \\ \hline \textbf{Total Gate Charge} & \textbf{V}_{GS} = 10 \text{ V, V}_{DS} = 15 \text{ V; I}_{D} = 30 \text{ A} \\ \hline \textbf{SWITCHING CHARACTERISTICS (Note 6)} \\ \hline \textbf{Turn-On Delay Time} & \textbf{t}_{d(OFF)} \\ \hline \textbf{Turn-Off Delay Time} & \textbf{t}_{d(OFF)} \\ \hline \textbf{Capacitance} & \textbf{V}_{GS} = 4.5 \text{ V, V}_{DS} = 15 \text{ V, V}_{DS} = 15 \text{ V, I}_{D} = 30 \text{ A} \\ \hline \textbf{Capacitance} & \textbf{Capacitance} \\ \hline C$	Forward Transconductance	9FS	V <sub>DS</sub> = 1.5 V, I <sub>D</sub>	<sub>)</sub> = 15 A		64		S
$ \begin{array}{ c c c c c c c } \hline \mbox{Input Capacitance} & C_{ISS} \\ \hline \mbox{Output Capacitance} & C_{OSS} \\ \hline \mbox{Reverse Transfer Capacitance} & C_{RSS} \\ \hline \mbox{Reverse Transfer Capacitance} & C_{RSS} \\ \hline \mbox{Capacitance Ratio} & C_{RSS}/C_{ISS} \\ \hline \mbox{Capacitance Ratio} & C_{RSS}/C_{ISS} \\ \hline \mbox{Capacitance Ratio} & C_{RSS}/C_{ISS} \\ \hline \mbox{Total Gate Charge} & Q_{G(TOT)} \\ \hline \mbox{Threshold Gate Charge} & Q_{G(TOT)} \\ \hline \mbox{Gate-to-Source Charge} & Q_{GS} \\ \hline \mbox{Gate-to-Drain Charge} & Q_{GD} \\ \hline \mbox{Gate Plateau Voltage} & V_{GP} \\ \hline \mbox{Total Gate Charge} & Q_{G(TOT)} \\ \hline \mbox{V}_{GS} = 10 \ V, V_{DS} = 15 \ V; \ I_{D} = 30 \ A \\ \hline \mbox{SWITCHING CHARACTERISTICS (Note 6)} \\ \hline \mbox{Turn-On Delay Time} & t_{d(ON)} \\ \hline \mbox{Rise Time} & t_{r} \\ \hline \mbox{Turn-Off Delay Time} & t_{d(OFF)} \\ \hline \mbox{Turn-Off Delay Time} & t_{d(OFF)} \\ \hline \mbox{Capacitance} & C_{OSS} \\ \hline \mbox{V}_{GS} = 4.5 \ V, V_{DS} = 15 \ V, \ V_$	Gate Resistance	$R_{G}$	T <sub>A</sub> = 25°C			0.8		Ω
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CHARGES AND CAPACITANCES							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V			1870		pF
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Capacitance	C <sub>OSS</sub>				983		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Reverse Transfer Capacitance	C <sub>RSS</sub>				30		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Capacitance Ratio	C <sub>RSS</sub> /C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 15 V, f = 1 MHz			0.016		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total Gate Charge	Q <sub>G(TOT)</sub>				12		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			2.5		nC
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate-to-Source Charge	$Q_{GS}$				5		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate-to-Drain Charge	$Q_{GD}$				2		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate Plateau Voltage	$V_{GP}$				2.5		V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 30 \text{ A}$			26		nC
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SWITCHING CHARACTERISTICS (Note 6)							
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 15 \text{ A}, R_{G} = 3.0 \Omega$			15		
Turn–Off Delay Time $t_{d(OFF)}$ $I_D = 15 \text{ A}, R_G = 3.0 \Omega$ 20	Rise Time	t <sub>r</sub>				7		ns
Fall Time t <sub>f</sub> 7	Turn-Off Delay Time	t <sub>d(OFF)</sub>				20		
	Fall Time	t <sub>f</sub>				7		

Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
 Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

<sup>5.</sup> Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .
6. Switching characteristics are independent of operating junction temperatures.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	ote 6)					•	•
Turn-On Delay Time	t <sub>d(ON)</sub>				10		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			3		- ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				27		
Fall Time	t <sub>f</sub>				4		
DRAIN-SOURCE DIODE CHARACT	ERISTICS						
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V},$ $I_{S} = 30 \text{ A}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 125^{\circ}\text{C}$			0.82	1.1	.,
					0.69		V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$			39		
Charge Time	t <sub>a</sub>				16.5		ns
Discharge Time	t <sub>b</sub>				17.6		
Reverse Recovery Charge	Q <sub>RR</sub>				17		nC

<sup>5.</sup> Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>6.</sup> Switching characteristics are independent of operating junction temperatures.

## **TYPICAL CHARACTERISTICS**







Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

## **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12.  $I_{\mbox{\scriptsize PEAK}}$  vs. Time in Avalanche

## **TYPICAL CHARACTERISTICS**






Figure 13. Thermal Characteristics


## PACKAGE DIMENSIONS

## LFPAK8 3.3x3.3, 0.65P


CASE 760AD **ISSUE E** 








**BOTTOM VIEW** 



DETAIL 'A' SCALE: 2:1



#### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS OR BURRS SHALL NOT EXCEED 0.150mm PER SIDE.
- 4. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- 6. OPTIONAL MOLD FEATURE.

DIM	MILLIMETERS				
Diwi	MIN.	MIN. NOM.			
Α	0.95	1.05	1.15		
A1	0.00	0.05	0.10		
A2	0.95	1.00	1.05		
A3		0.15 REI	F		
b	0.27	0.32	0.37		
С	0.12	0.17	0.22		
c2	0.12	0.17	0.22		
D1	2.50	2.60	2.70		
D2	1.82	1.92	2.02		
D3	1.46	1.56	1.66		
D4	0.20	0.25	0.30		
Е	3.20	3.30	3.40		
E1	3.00	3.10	3.20		
E2	2.15	2.25	2.35		
е	0.65 BSC				
I	3.20	3.30	3.40		
Γ	0.25	0.37	0.50		
L1	0.48	0.58	0.68		
L2	0.35	0.45	0.55		
Q	0.45	0.50	0.55		
θ	0°	4°	8°		

ON Semiconductor and 🕠 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative