



High Efficiency, 2A, 16V, 500kHz Synchronous, Step-Down Converter in a 6-Pin TSOT23

DESCRIPTION

The MP1470B is a high frequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. It offers a very compact solution to achieve a 2A continuous output current over a wide input supply range with excellent load and line regulation. The MP1470B has synchronous mode operation for higher efficiency over the output current load range.

Current-mode operation provides fast transient response and eases loop stabilization.

Protection features include over-current protection and thermal shutdown.

The MP1470B requires a minimal number of readily available, standard, external components and is available in a compact 6-pin TSOT23 package.

FEATURES


- Wide 4.7V to 16V Operating Input Range
- 163mΩ/86mΩ Low-R_{DS(ON)} Internal Power MOSFETs
- Proprietary Switching Loss Reduction Technique
- High-Efficiency Synchronous Mode Operation
- Fixed 500kHz Switching Frequency
- Forced PWM
- Internal Soft Start
- Over-Current Protection and Hiccup Mode
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in a 6-Pin TSOT23 Package

APPLICATIONS


- Game Consoles
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors
- General Purposes

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



Efficiency





ORDERING INFORMATION

Part Number*	Package	Top Marking
MP1470BGJ	TSOT23-6	See Below

* For Tape & Reel, add suffix -Z (e.g. MP1470BGJ-Z)


TOP MARKING

| APMY

APM: Product code of MP1470BGJ

Y: Year code

PACKAGE REFERENCE





ABSOLUTE MAXIMUM R	ATINGS (1)
V _{IN}	
V _{SW}	
-0.3V (-5V for <10ns) to 17V (,
V _{BS}	
All other pins ⁽²⁾	–0.3V to 6V
Continuous power dissipation (T _A	$= +25^{\circ}C)^{(3)}$
	1.25W
Junction temperature	
Lead temperature	260°C
Storage temperature	65°C to 150°C
	(4)

Storage temperature	65°C to 150°C
Recommended Operating C	Conditions ⁽⁴⁾
Supply voltage (V _{IN})	
Output voltage (V _{OUT})0	0.8V to VIN*D _{MAX}
Operating junction temp. (T _J)	-40°C to +125°C

Thermal Resistance ⁽⁵⁾	θ_{JA}	θ_{JC}
TSOT23-6	100	. 55°C/W

NOTES

- 1) Exceeding these ratings may damage the device.
- 2) For the ABS voltage of EN, please refer to page11.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will produce an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, T_A = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	I _{IN}	V _{EN} = 0V			1	μA
Supply current (quiescent)	Iq	V _{EN} = 2V, V _{FB} = 1V		0.83		mA
HS switch-on resistance	HS _{RDS-ON}	$V_{BST-SW} = 5V$		163		mΩ
LS switch-on resistance	LS _{RDS-ON}	Vcc = 5V		86		mΩ
Switch leakage	SW_{LKG}	$V_{EN} = 0V, V_{SW} = 12V$			1	μΑ
Current limit	I _{LIMIT}	V _{IN} = 12V, D = 40%	3	3.7		Α
Oscillator frequency	f_{SW}	$V_{FB} = 0.75V$	400	490	580	kHz
Maximum duty cycle	D_{MAX}	V _{FB} = 700mV	88	92		%
Minimum on time ⁽⁶⁾	T _{ON MIN}			90		ns
Feedback voltage	V_{FB}		776	800	824	mV
EN rising threshold	V _{EN RISING}		1.4	1.5	1.6	V
EN falling threshold	V _{EN FALLING}		1.23	1.32	1.41	V
EN input current	I _{EN}	V _{EN} = 2V		1.6	50	μA
	-LIN	V _{EN} = 0		0		μΑ
V _{IN} under-voltage lockout threshold—rising	INUV _{Vth}	11/2	3.85	4.2	4.55	٧
V _{IN} under-voltage lockout threshold—hysteresis	INUV _{HYS}	1 ' () '		340		mV
Soft-start period	T _{SS}	V _{OUT} from 0% to 100%		1		ms
Thermal shutdown ⁽⁶⁾	T _{SD}			150		°C
Thermal hysteresis ⁽⁶⁾	T _{SD HYS}			20		°C


NOTE


⁶⁾ Not tested in production. Guaranteed by engineering sample characterization.





TYPICAL PERFORMANCE CHARACTERISTICS


 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7 μ H, T_A = +25°C, unless otherwise noted.






















© 2015 MPS. All Rights Reserved.






TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7 μ H, T_A = +25°C, unless otherwise noted.








TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7 μ H, T_A = +25°C, unless otherwise noted.



1ms/div.


40µs/div.

2µs/div.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7 μ H, T_A = +25°C, unless otherwise noted.





PIN FUNCTIONS

Package Pin #	Name	Description
1	GND	System ground. GND is the reference ground of the regulated output voltage: it requires extra care during PCB layout. Connect to GND with copper traces and vias.
2	SW	Switch output. Connect using a wide PCB trace.
3	IN	Supply voltage. The MP1470B operates from a 4.7V to 16V input rail. IN requires C1 to decouple the input rail. Connect using a wide PCB trace.
4	FB	Feedback . Connect to the tap of an external resistor divider from the output to GND to set the output voltage. The frequency foldback comparator lowers the oscillator frequency when the FB voltage drops below 140mV to prevent current-limit runaway during a short-circuit fault.
5	EN	EN = high to enable the MP1470B. For automatic start-up, connect EN to V_{IN} using a 100kΩ resistor.
6	BST	Bootstrap. Connect a capacitor and a resistor between SW and BST to form a floating supply across the high-side switch driver. Use a 1uF BST capacitor



8/25/2015



FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP1470B is a high-frequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. It offers a very compact solution to achieve a 2A continuous output current over a wide input supply range with excellent load and line regulation.

The MP1470B operates in a fixed frequency, peak-current-control mode to regulate the output voltage. An internal clock initiates the PWM cycle to turn on the integrated high-side power MOSFET. This MOSFET remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If the current in the power MOSFET does not reach the COMP set current value within 92% of one PWM period, the power MOSFET is forced to turn off.

Internal Regulator

The 5V internal regulator powers most of the internal circuits. This regulator takes V_{IN} and operates in the full V_{IN} range.

Error Amplifier

The error amplifier compares the FB voltage against the internal 0.8V reference (REF) and outputs a current proportional to the difference between the two. This output current charges or discharges the internal compensation network to form the COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

Enable (EN)

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. An internal $1M\Omega$ resistor from EN to GND allows EN to float to shut down the chip.

EN is clamped internally using a 6.5V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to V_{IN} limits the EN input current to less than 100μ A.

For example, with 12V connected to V_{IN} , $R_{PUILUP} \ge (12V-6.5V) \div 100\mu A = 55k\Omega$.

Connecting EN directly to a voltage source without a pull-up resistor requires limiting the amplitude of the voltage source to ≤6V to prevent damage to the Zener diode.




Figure 2: 6.5V Zener Diode

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP1470B UVLO comparator monitors the output voltage of the internal regulator (VCC). The typical value of the UVLO rising threshold is about 4.2V while its falling threshold is about 3.86V.

Pre-Bias Start-Up

The MP1470B is designed for a monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, the BST voltage is charged by V_{IN}. If the BST voltage exceeds its rising threshold voltage, the internal soft-start voltage ramps up. When the internal soft-start voltage exceeds the sensed output voltage at FB, the part works normally.

Internal Soft Start (SS)

A soft start prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuit generates a soft-start voltage (SS) that ramps up from 0V to 1.2V. When SS falls below the internal reference (REF), SS overrides REF, so the error amplifier uses SS as the reference. When SS exceeds REF, the error amplifier resumes using REF as its reference. The SS time is set internally to 1ms.



Over-Current Protection and Hiccup Mode

The MP1470B has a cycle-by-cycle over-current limit for when the inductor current peak value exceeds the set current limit threshold. When the output voltage drops to trigger a UV event (FB falls below the under-voltage (UV) threshold (typically 140mV)), the MP1470B enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead-shorted to ground. This greatly reduces the average short-circuit current to alleviate thermal issues and protect the regulator. The MP1470B exits hiccup mode once the over-current condition is removed.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the whole chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled again.

Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection with a rising threshold of 2.2V and a hysteresis of 150mV. $V_{\rm IN}$ regulates the bootstrap capacitor voltage internally through D1, M1, R4, C4, L1, and C2 (see Figure 3). If $V_{\rm IN}\text{-}V_{\rm SW}$ exceeds 5V, U1 regulates M1 to maintain a 5V BST voltage across C4.




Figure 3: Internal Bootstrap Charger Start-Up and Shutdown Circuit

If both V_{IN} and EN exceed their respective thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuits.

Three events can shut down the chip: EN low, V_{IN} low, and thermal shutdown. The shutdown procedure starts by initially blocking the signaling path to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage. Also, the feedback resistor (R1) sets the feedback loop bandwidth through the internal compensation capacitor (see the Typical Application circuits). Refer to Table 1 to choose R1 and R2 using Equation (1):

$$R2 = \frac{R1}{\frac{V_{out}}{0.8V} - 1}$$
 (1)

Use a T-type network (see Figure 4).




Figure 4: T-Type Network

Table 1 lists the recommended T-type resistor values for common output voltages.

Table 1: Resistor Selection for Common Output
Voltages

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	Rt (kΩ)
1.05	10 (1%)	32.4 (1%)	300 (1%)
1.2	20.5 (1%)	41.2 (1%)	249 (1%)
1.8	40.2 (1%)	32.4 (1%)	120 (1%)
2.5	40.2 (1%)	19.1 (1%)	100 (1%)
3.3	40.2 (1%)	13 (1%)	75 (1%)
5	40.2 (1%)	7.68 (1%)	75 (1%)

Selecting the Inductor

Use a 1 μ H to 10 μ H inductor with a DC current rating at least 25% higher than the maximum load current for most applications. For highest efficiency, select an inductor with a DC resistance less than 15m Ω . For most designs, derive the inductance value from Equation (2):

$$L_{1} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times \Delta I_{L} \times f_{\text{OSC}}}$$
(2)

Where ΔI_{L} is the inductor ripple current. Choose an inductor current approximately 30% of the maximum load current. The maximum inductor

peak current is calculated with Equation (3):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$
 (3)

Under light-load conditions (below 100mA), use a larger inductor to improve efficiency.

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, and therefore requires a capacitor to both supply the AC current to the step-down converter and maintain the DC input voltage. For best performance, use low ESR capacitors, such as ceramic capacitors with X5R or X7R dielectrics, and small temperature coefficients. A 22µF capacitor is sufficient for most applications.

The input capacitor (C1) requires an adequate ripple-current rating because it absorbs the input switching. Estimate the RMS current in the input capacitor with Equation (4):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (4)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, as shown in Equation (5):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{5}$$

For simplification, choose an input capacitor with an RMS current rating greater than half the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. Place a small, high-quality ceramic capacitor (0.1µF) as close to the IC as possible when using electrolytic or tantalum capacitors. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive input voltage ripple. Estimate the input voltage ripple caused by the capacitance with Equation (6):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_S \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (6)

Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low

ESR electrolytic capacitors. Use low ESR capacitors to limit the output voltage ripple. Estimate the output voltage ripple with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
(7)

Where L_1 is the inductor value and R_{ESR} is the equivalent series resistance (ESR) of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple. For simplification, estimate the output voltage ripple with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$
(8)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
 (9)

The characteristics of the output capacitor affect the stability of the regulation system. The MP1470B can be optimized for a wide range of capacitance and ESR values.

External Bootstrap Diode

An external bootstrap (BST) diode can enhance the efficiency of the regulator given the following applicable conditions:

- V_{OUT} is 5V or 3.3V;
- the duty cycle is high: $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

Connect the external BST diode from the output voltage regulator to BST (see Figure 5).





Figure 5: Optional External Bootstrap Diode

For most applications, use an IN4148 for the external BST diode and a $1\mu F$ capacitor for the BST capacitor.

PCB Layout Guidelines

Efficient PCB layout is critical to achieve stable operation. For best results, refer to Figure 6 and follow the guidelines below:

- Keep the connection between the input ground and GND as short and wide as possible.
- Keep the connection between the input capacitor and IN as short and wide as possible.
- Use short and direct feedback connections.
- Place the feedback resistors and compensation components as close to the chip as possible.
- 5. Route SW away from sensitive analog areas such as FB.






Figure 6: Recommended PCB Layout

Design Example

Table 2 is a design example following the application guidelines for the specifications below:

Table 2: Design Example

V _{IN}	12V
V _{out}	3.3V
lo	2A

The detailed application schematics are shown in Figures 7 through 11. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section. For more device applications, please refer to the related evaluation board datasheets.

© 2015 MPS. All Rights Reserved.



TYPICAL APPLICATION CIRCUITS




Figure 7: 12Vin, 5V/2A




Figure 8: 12Vin, 3.3V/2A




Figure 9: 12Vin, 2.5V/2A






Figure 10: 12Vin, 1.8V/2A






Figure 11: 12Vin, 1.2V/2A



PACKAGE INFORMATION


TSOT23-6






TOP VIEW


RECOMMENDED LAND PATTERN







SIDE VIEW



DETAIL "A"

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH PROTRUSION OR GATE BURR
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION
- 4) LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING SHALL BE 0.10 MILLIMETERS MAX
- 5) DRAWING CONFORMS TO JEDEC MO193, VARIATION AB
- 6) DRAWING IS NOT TO SCALE
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.