

Data sheet acquired from Harris Semiconductor SCHS052B – Revised June 2003

# CMOS Analog Multiplexers/Demultiplexers

High-Voltage Types (20-Volt Rating)

CD4067B - Single 16-Channel

Multiplexer/Demultiplexer

CD4097B — Differential 8-Channel Multiplexer/Demultiplexer

#### ■ CD4067B and CD4097B CMOS

analog multiplexers/demultiplexers\* are digitally controlled analog switches having low ON impedance, low OFF leakage current, and internal address decoding. In addition, the ON resistance is relatively constant over the full input-signal range.

The CD4067B is a 16-channel multiplexer with four binary control inputs, A,B,C,D, and an inhibit input, arranged so that any combination of the inputs selects one switch.

The CD4097B is a differential 8-channel multiplexer having three binary control inputs A, B, C, and an inhibit input. The inputs permit selection of one of eight pairs of switches.

A logic "1" present at the inhibit input turns all channels off.

The CD4067B and CD4097B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (P and PWR suffixes).

\*When these devices are used as demultiplexers, the channel in/out terminals are the outputs and the common out/in terminals are the inputs.

# Recommended Operating Conditions at TA = 25°C (Unless Otherwise Specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges. Values shown apply to all types except as

noted.

Characteristic	Min	Max.	Haite
	ivilli.	IVIGA.	Ollita
Supply-Voltage Range (T <sub>A</sub> =Full Package- Temp. Range)	3	18	٧
Multiplexer Switch Input Current Capability	-	25	mΑ
Output Load Resistance	100		$\Omega$

#### NOTE:


In certain applications, the external load-resistor current may include both  $V_{DD}$  and signal-line components. To avoid drawing  $V_{DD}$  current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from RON values shown in ELECTRICAL CHARACTERISTICS CHART). No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into terminal 1 on the CD4067; terminals 1 and 17 on the CD4097.

#### Features:


- Low ON resistance: 125 Ω (typ.) over 15
   V<sub>p-p</sub> signal-input range for V<sub>DD</sub>-V<sub>SS</sub>=15 V
- High OFF resistance: channel leakage of ±10 pA (typ.) @ VDD-VSS=10 V
- Matched switch characteristics: R<sub>ON</sub>=5 Ω (typ.) for V<sub>DD</sub>-V<sub>SS</sub>=15 V
- Very low quiescent power dissipation under all digital-control input and supply conditions:
   0.2 μW (typ.) @ Vpp-Vss=10 V
- Binary address decoding on chip
- 5-V, 10-V, and 15-V parametric ratings
- 100% tested for quiescent current at 20 V
- Standardized symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Analog and digital multiplexing and demultiplexing
- A/D and D/A conversion
- **■** Signal gating



**CD4067B, CD4097B Types** 



VDD=24 VSS=12 92C5-24924RI
Fig. 1 - CD4067 functional diagram.

# CD4067 TRUTH TABLE

$\overline{}$	_	_			
A	В	С	D	Inh	Selected Channel
х	Х	х	х	1	None
0	0	0	0	0	0
1	0	0	0	.0.	1 .
0	1 ,	0	0	0	2
ī	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	.7
0	0	0	1	0	8
1 1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15




Fig. 2-CD4097 functional diagram.

#### CD4097 TRUTH TABLE

A	В	С	Inh	Selected Channel
х	х	х	1	None
0	0	0	0	0X, 0Y
1	0	0	0	1X, 1Y
0	1	0	0	2X, 2Y
1	1	0	0	3X, 3Y
0	0	1	0	4X, 4Y
1	0	1	0	5X, 5Y
0	1	1	0	6X, 6Y
1	1	1	0	7X, 7Y

Copyright © 2003, Texas Instruments Incorporated

#### **ELECTRICAL CHARACTERISTICS**

CHARAC- TERISTIC		CONDITIONS		LIMI	TS AT I	NDICAT	ED TEI	MPER	ATURES	s (°C)	Units
	V <sub>is</sub>	V <sub>SS</sub>	V <sub>DD</sub>	-55	-40	+85	+125	Min.	+25 Typ.	Max.	1
SIGNAL INF	UTS (	Vis) AND OUT	PUTS (	Vos)			<u> </u>		1.16.		1
Quiescent			5	5	5	150	150	·	0.04	5	
Device Cur-			10	10	10	300	300		0.04	10	] μΑ
rent, I <sub>DD</sub> Max.			15	20	20	600	600	- '	0.04	. 20	] [
			20	100	100	3000	3000	:	0.08	100	]
ON-state Re											
sistance V <sub>SS</sub> €		o	5	800	850	1200	1300		470	1050	
V <sub>is</sub> €V <sub>DD</sub>		0	10	310	330	520	550		180	400	·Ω
V <sub>is</sub> ≤V <sub>DD</sub> r <sub>on</sub> Max.		0	15	200	210	300	320	<del>  -</del>	125	240	1
Change in		Ť	10_		210	300	220		12.0	270	- *
on-state						ŀ	,			1.5	
Resistance											
(Between Any Two		0	5						15		
Channels)		0	10						15	<del>  -</del>	$\Omega$
$\Delta r_{on}$	٠,٠	ō	15						5	<u> </u>	1
OFF Chan-			,,,		·					<del>-</del>	
nel Leak-										1.	
age Cur-											
rent: Any Channel									·		
OFF Max.		0	40								
or		U	18	±1	100*	±100	0*	-	±0.1	±100*	nΑ
All Chan-								ĺ	Ī		
nels OFF (Common			ĺ							ł	
OUT/IN)								ŀ		i	ĺ
Max.										l	İ
Capacitance:									-		
Input, Cis					-		_		5	_	1
Output,								-			
C <sub>OS</sub>											
CD4067 CD4097		<del>_</del> 5	5					-	55 35		рF
Feed							_		35	<u> </u>	ł
through,				_	_	_	_	_	0.2	İ	
Cios		"								ł	
Propaga-		P 200 KO							0.0		
tion Delay	Vpp.	R <sub>L</sub> = 200 KΩ C <sub>L</sub> =50 pF	5				-	_	30	60	
Time (Sig-	<b></b>	C[=50 pF	10 15				_	<u>  -                                   </u>	15	30	ns
nal Input to Output	-	t <sub>r</sub> ,t <sub>f</sub> =20 ns	10	_	_	_		-	10	20	1
	(ADDI	RESS or INHIB	IT) Va		<u> </u>		1,5-	L	,p		l
		R <sub>L</sub> =1 KΩ	5	<u> </u>	1.5		1 -	<u>,                                     </u>	1	1 1 5	
Input Low		to Voc				•	+	ļ -		1.5	1
Voltage, 1 V <sub>IL</sub> Max.	=V <sub>DD</sub>	I <sub>1S</sub> <2 μA	10		3				<del>  -</del>	3	1
	thru	on all OFF	15		4			-		4	V
Input High	1 KΩ	Channels	5		3.5	<u> </u>		3.5	<u>L –  </u>	+	] _
Voltage, V <sub>IH</sub> Min.			10		7			7	T -	T -	
I Althuman			15		11			11	_	-	1

<sup>\*</sup> Determined by minimum feasible leakage measurement for automatic testing.




Fig. 3—Typical ON resistance vs. input signal voltage (all types).




Fig. 4—Typical ON resistance vs. input signal voltage (all types).




Fig. 5—Typical ON resistance vs. input signal voltage (all types).





Fig. 6—Typical ON resistance vs. input signal voltage (all types).

#### **ELECTRICAL CHARACTERISTICS (Cont'd)**

CHARAC- TERISTIC	(	CONDITIONS			MITS A	AT INI	DICATE		IPERATU	IRES	Units
	Vis	v <sub>ss</sub>	V <sub>DD</sub>	-55	-40	+85	+125	+25			
	(V)	(V)	(V)					Min.	Тур.	Max.	
Input Current, I <sub>IN</sub> Max.	V <sub>IN</sub> =	0, 18 V	18	±0.1	±0.1	±1	±1		±10 <sup>-5</sup>	±0.1	μΑ
Propagation Delay Time: Address or		KΩ,C <sub>L</sub> = t <sub>r</sub> ,t <sub>f</sub> =20 ns									
Inhibit-to-		0	5	_				_	325	650	
Signal OUT (Channel		0	10		-	_	_	_	135	270	ns
turning ON)		0	15	-	_	_	-		95	190	1
Address or Inhibit-to-	R <sub>L</sub> =300 50 pF, 1	O Ω,C <sub>L</sub> = t <sub>r</sub> ,t <sub>f</sub> =20 ns									
Signal OUT		0	5	1 –	_	→ .	-	~-	220	440	
(Channel		0	10	-	_			_	90	180	ns
turning OFF)		0	15	-		_	-	-	65	130	1
Input Capaci- tance, C <sub>IN</sub>	Any Ad Inhibit	ddress or Input			_	_		5	7.5	pF	

#### **TEST CIRCUITS**






Fig. 7-OFF channel leakage current-any channel OFF.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	500mW
For T <sub>A</sub> = +100°C to +125°C	Derate Linearity at 12mW/OC to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Typ	es)100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max .	+265 <sup>0</sup> C




Fig. 8—Input voltage—measure  $\leq$  2  $\mu$ A on all OFF channels (e.g., channel 12).




Fig. 9-OFF channel leakage current-all channels OFF.


9205-27335

# ELECTRICAL CHARACTERISTICS (Cont'd)

			TE	ST COND	ITIONS			
CHARAC- TERISTIC	V <sub>is</sub> (V)	V <sub>DD</sub> (V)	R <sub>L</sub> (ΚΩ)				VALUES	UNITS
Cutoff	5 <b>•</b>	10	1					
(-3-dB) Frequency		.,		Vos at Co	mmon OUT/IN	CD4067 CD4097	14	
Channel ON (Sine Wave Input)	20 log	$V_{os} = -3$	3 dB		y Channel	60 60	MHz	
Total	2.	5				·	0.3	
Harmonic	3 <b>•</b>	10	10				0.2	
Distortion, THD	5 <sup>•</sup>	15					0.12	%
		k'Hz sine	wave					
40-dB	5 <b>°</b>	10	1_					
Feedthrough Frequency		Vos		Voc at Co	mmon OUT/IN	CD4067	20	
(All Channels OFF	20 log	$\frac{1}{V_{is}} = -4$	10 dB		y Channel	CD4097	12 8	MHz
	5 <sup>•</sup>	10	1					
Signal Cross-				Between A	Any 2 Channels		1	
talk (Fre- quency at	20.104	Vos_	10 dB	Between Sections	Measured on Co	ommon	10	
-40 dB)	20 log	Vis	+0 UB	CD4097 Only	Measured on Ai Channel	ny	18	MHz
	-	10	10*					
Address-or- Inhibit-to- Signal Crosstalk	VC=∧	DD <sup>-V</sup> S re Wave)	s	,			75	mV (Peak)



- Worst case.
- \* Both ends of channel.






Fig. 11—Turn-on and turn-off propagation delay—address select input to signal output (e.g. measured on channel 0).

#### TEST CIRCUITS (Cont'd)





Fig. 10-Quiescent device current.








Fig. 12—Turn-on and turn-off propagation delay inhibit input to signal output (e.g. measured on channel 1).








Fig. 13- Channel ON resistance measurement circuit.

Fig. 14- Propagation de/ay waveform channel being turned ON (R<sub>L</sub> = 10 K  $\Omega$ , C<sub>L</sub> = 50 pF).

Fig. 15- Propagation delay waveform, channel being turned OFF (R  $_{L}$  = 300  $\Omega$ ,  $C_L = 50 \ pF$ ).




Fig. 16-CD4067 logic diagram.

Fig. 17-CD4097 logic diagram.




Fig. 18-24-to-1 MUX Addressing

#### SPECIAL CONSIDERATIONS


In applications where separate power sources are used to drive V<sub>DD</sub> and the signal inputs, the V<sub>DD</sub> current capability should exceed V<sub>DD</sub>/R<sub>L</sub> (R<sub>L</sub>=effective external load). This provision avoids permanent current flow or clamp action on the V<sub>DD</sub> supply when power is applied or removed from the CD4067B or CD4097B.

When switching from one address to another, some of the ON periods of the channels of the multiplexers will overlap momentarily, which may be objectionable in certain applications. Also when a channel is turned on or off by an address input, there is a momentary conductive path from the channel to VSS, which will dump some charge from any capacitor connected to the input or output of the channel. The inhibit input turning on a channel will similarly dump some charge to VSS.


The amount of charge dumped is mostly a function of the signal level above VSS. Typically, at  $V_{DD}$ - $V_{SS}$ =10 V, a 100-pF

capacitor connected to the input or output of the channel will lose 3-4% of its voltage at the moment the channel turns on or off. This loss of voltage is essentially independent of the address or inhibit signal transition time, if the transition time is less than 1-2 µs. When the inhibit signal turns a channel off, there is no charge dumping to VSS. Rather, there is a slight rise in the channel voltage level (65 mV typ.) due to capacitive coupling from inhibit input to channel input or output. Address inputs also couple some voltage steps onto the channel signal levels.

In certain applications, the external load-resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from RON values shown in ELECTRICAL CHARACTERISTICS CHART). No VDD current will flow through RL if the switch current flows into terminal 1 on the CD4067B, terminals 1 and 17 on the CD4097B.



Dimensions and pad layout for CD4067BH.



Dimensions and pad layout for CD40978H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3})$  inch).



# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD4067BE	ACTIVE	PDIP	N	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4067BEE4	ACTIVE	PDIP	N	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4067BF	ACTIVE	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type
CD4067BF3A	ACTIVE	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type
CD4067BM	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BM96	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BM96E4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BM96G4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BME4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BMG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BNSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BNSRE4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BNSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BPWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BPWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BPWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4067BPWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BE	ACTIVE	PDIP	N	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4097BEE4	ACTIVE	PDIP	N	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4097BF	ACTIVE	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type
CD4097BM	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)		Level-1-260C-UNLIM
CD4097BM96	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BM96E4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BM96G4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





nn 18-Sep-2008

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
CD4097BME4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BMG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BNSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BNSRE4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BNSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BPWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BPWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BPWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4097BPWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






11-Mar-2008


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



# \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4067BM96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CD4067BNSR	SO	NS	24	2000	330.0	24.4	8.2	15.4	2.5	12.0	24.0	Q1
CD4067BPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
CD4097BM96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CD4097BNSR	SO	NS	24	2000	330.0	24.4	8.2	15.4	2.5	12.0	24.0	Q1
CD4097BPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1






\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4067BM96	SOIC	DW	24	2000	346.0	346.0	41.0
CD4067BNSR	SO	NS	24	2000	346.0	346.0	41.0
CD4067BPWR	TSSOP	PW	24	2000	346.0	346.0	33.0
CD4097BM96	SOIC	DW	24	2000	346.0	346.0	41.0
CD4097BNSR	SO	NS	24	2000	346.0	346.0	41.0
CD4097BPWR	TSSOP	PW	24	2000	346.0	346.0	33.0

# N (R-PDIP-T24)

# PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-010

# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# PW (R-PDSO-G\*\*)

# 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-153

4040084/C 10/97

# J (R-GDIP-T\*\*)

# 24 PINS SHOWN

#### **CERAMIC DUAL-IN-LINE PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



# N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

#### 24 PIN SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



# DW (R-PDSO-G24)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mamt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated