

STGIPS20K60

IGBT intelligent power module (IPM) 18 A, 600 V, DBC isolated SDIP-25L molded

Features


- 18 A, 600 V 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- 3.3 V, 5 V, 15 V CMOS/TTL inputs comparators with hysteresis and pull down / pull up resistors
- Internal bootstrap diode
- Interlocking function
- V_{CE(sat)} negative temperature coefficient
- Short-circuit rugged IGBTs
- Undervoltage lockout
- Smart shutdown function
- Comparator for fault protection against over temperature and overcurrent
- DBC fully isolated package
- Isolation rating of 2500 Vrms/min

Applications

- 3-phase inverters for motor drives
- Home appliances, such as washing machines, refrigerators, air conditioners

Description

The STGIPS20K60 intelligent power module provides a compact, high performance AC motor drive for a simple and rugged design. It mainly targets low power inverters for applications such as home appliances and air conditioners. It combines ST proprietary control ICs with the most advanced short circuit rugged IGBT system



technology. Please refer to dedicated technical note TN0107 for mounting instructions.

Table 1. Device summary

Order code	Marking	Package	Packaging
STGIPS20K60	GIPS20K60	SDIP-25L	Tube

September 2010 Doc ID 16098 Rev 3 1/19

Contents STGIPS20K60

Contents

1	Interi	nal block diagram and pin configuration	3
2	Elect	rical ratings	5
	2.1	Absolute maximum ratings	5
	2.2	Thermal data	6
3	Elect	rical characteristics	7
	3.1	Control part	9
	3.2	Waveforms definitions	12
4	Smar	rt shutdown function	13
5	Appli	ications information	14
	5.1	Recommendations	15
6	Pack	age mechanical data	16
7	Revis	sion history	18

1 Internal block diagram and pin configuration





Table 2. Pin description

Pin n°	Symbol	Description
1	OUT _U	High-side reference output for U phase
2	V _{bootU}	Bootstrap voltage for U phase
3	ŪN _U	Low-side logic input for U phase
4	HIN _U	High-side logic input for U phase
5	V _{CC}	Low voltage power supply
6	OUT _V	High-side reference output for V phase
7	V _{boot V}	Bootstrap voltage for V phase
8	GND	Ground
9	<u></u> IIN _V	Low-side logic input for V phase
10	HIN _V	High-side logic input for V phase
11	OUT _W	High-side reference output for W phase
12	V _{boot W}	Bootstrap voltage for W phase
13	LIN _W	Low-side logic input for W phase
14	HIN _W	High-side logic input for W phase
15	SD / OD	Shutdown logic input (active low) / open-drain (comparator output)
16	CIN	Comparator input
17	N _W	Negative DC input for W phase
18	W	W phase output
19	Р	Positive DC input
20	N _V	Negative DC input for V phase
21	V	V phase output
22	Р	Positive DC input
23	N _U	Negative DC input for U phase
24	U	U phase output
25	Р	Positive DC input

Figure 2. Pin layout (bottom view)



STGIPS20K60 Electrical ratings

2 Electrical ratings

2.1 Absolute maximum ratings

Table 3. Inverter part

Symbol	Parameter	Value	Unit
V _{PN}	Supply voltage applied between P - N_U , N_V , N_W	450	V
V _{PN(surge)}	Supply voltage (surge) applied between P - N_U , N_V , N_W	500	V
V _{CES}	Collector emitter voltage (V _{IN} ⁽¹⁾ = 0)	600	٧
± I _C ⁽²⁾	Each IGBT continuous collector current at $T_C = 25^{\circ}C$	18	Α
± I _{CP} ⁽³⁾	Each IGBT pulsed collector current	40	Α
P _{TOT}	Each IGBT total dissipation at T _C = 25°C	52	W
t _{scw}	Short circuit withstand time, $V_{CE} = 0.5 V_{(BR)CES}$ $T_J = 125 ^{\circ}\text{C}, V_{CC} = V_{boot} = 15 \text{V}, V_{IN} ^{(1)} = 0 \div 5 \text{V}$	5	μs

- 1. Applied between HIN_i, $\overline{\text{LIN}}_{i}$ and GND for i = U, V, W
- 2. Calculated according to the iterative formula:

$$I_{C}(T_{C}) = \frac{T_{j(max)} - T_{C}}{R_{thj-c} \times V_{CE(sat)(max)}(T_{j(max)}, I_{C}(T_{C}))}$$

3. Pulse width limited by max junction temperature

Table 4. Control part

Symbol	Parameter	Value	Unit
V _{OUT}	Output voltage applied between OUT _{U,} OUT _{V,} OUT _W - GND	V _{boot} - 21 to V _{boot} + 0.3	V
V _{CC}	Low voltage power supply	-0.3 to +21	V
V _{CIN}	Comparator input voltage	-0.3 to V _{CC} +0.3	V
V _{boot}	Bootstrap voltage applied between $V_{boot i}$ - OUT _i for i = U, V, W	-0.3 to 620	V
V _{IN}	Logic input voltage applied between HIN, $\overline{\text{LIN}}$ and GND	-0.3 to 15	٧
V _{SD/OD}	Open drain voltage	-0.3 to 15	V
dV _{OUT} /dt	Allowed output slew rate	50	V/ns

Electrical ratings STGIPS20K60

Table 5. Total system

Symbol	Parameter	Value	Unit
V _{ISO}	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 sec.)	2500	V
T _j ⁽¹⁾	Operating junction temperature	-40 to 150	°C
T _C	Module case operation temperature	-40 to 125	°C

The maximum junction temperature rating of the power chips integrated within the SDIP module is 150°C (@T_C ≤ 100°C). To ensure safe operation of the SDIP module, the average junction temperature should be limited to T_{j(avg)} ≤ 125°C (@T_C ≤ 100°C)

2.2 Thermal data

Table 6. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance junction-case single IGBT	2.4	°C/W
	Thermal resistance junction-case single diode	5	°C/W

3 Electrical characteristics

(T_J = 25 °C unless otherwise specified)

Table 7. Inverter part

Cumbal	Parameter	Test conditions		Value		Unit
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	Offic
V	Collector-emitter	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \div 5 \text{ V},$ $I_{C} = 12 \text{ A}$	-	2.2	2.75	v
V _{CE(sat)} saturation voltage	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \div 5 \text{ V},$ $I_{C} = 12 \text{ A}, T_{J} = 125 ^{\circ}\text{C}$	-	1.8		V	
I _{CES}	Collector-cut off current (V _{IN} ⁽¹⁾ = 0 "logic state")	V _{CE} = 600 V, V _{CC} = V _{Boot} = 15 V	-		100	μА
V _F	Diode forward voltage	$V_{IN}^{(1)} = 0$ "logic state", $I_C = 12 \text{ A}$	-		3.8	V
Inductive	load switching time and	energy				
t _{on}	Turn-on time		-	300	-	
t _{c(on)}	Crossover time (on)	V _{PN} = 300 V,	-	150	-	
t _{off}	Turn-off time	$V_{CC} = V_{boot} = 15 \text{ V},$	-	730	-	ns
t _{c(off)}	Crossover time (off)	$V_{IN}^{(1)} = 0 \div 5 \text{ V},$ $I_{C} = 12 \text{ A}$	-	170	-	
t _{rr}	Reverse recovery time		-	60	-	
E _{on}	Turn-on switching losses	(see <i>Figure 3</i>)	-	290	-	1
E _{off}	Turn-off switching losses		-	250	-	μJ

^{1.} Applied between HIN_i , \overline{LIN}_i and GND for i = U, V, W. (\overline{LIN} inputs are active-low).

Note: t_{ON} and t_{OFF} include the propagation delay time of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of IGBT itself under the internally given gate driving condition.

Electrical characteristics STGIPS20K60

Input nν +Vcc LIN Vboot +5V <u>SD</u>/□D HVG Rsd HIN □UT VCC Vdd DT LVG CP+ GND AM06019v1

Figure 3. Switching time test circuit

Figure 4. Switching time definition




Figure 4 "Switching time definition" refers to HIN inputs (active high). For $\overline{\text{LIN}}$ inputs (active low), V_{IN} polarity must be inverted for turn-on and turn-off.

3.1 Control part

Table 8. Low voltage power supply

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{cc_hys}	V _{cc} UV hysteresis		1.2	1.5	1.8	V
V _{cc_thON}	V _{cc} UV turn ON threshold		11.5	12	12.5	V
V _{cc_thOFF}	V _{cc} UV turn OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	V _{CC} = 10 V SD /OD = 5 V; LIN = 5 V; HIN = 0, CIN = 0			450	μΑ
I _{qcc}	Quiescent current	$V_{CC} = 15 \text{ V}$ $\overline{\text{SD}}/\text{OD} = 5 \text{ V}; \overline{\text{LIN}} = 5 \text{ V}$ $\overline{\text{HIN}} = 0, \overline{\text{CIN}} = 0$			3.5	mA
V _{ref}	Internal comparator (CIN) reference voltage		0.5	0.54	0.58	V

Table 9. Bootstrapped voltage

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V _{BS_thON}	V _{BS} UV turn ON threshold		10.6	11.5	12.4	V
V _{BS_thOFF}	V _{BS} UV turn OFF threshold		9.1	10	10.9	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	$V_{BS} = 10 \text{ V}$ $\overline{SD}/OD = 5 \text{ V}; \overline{LIN} \text{ and}$ HIN = 5 V; CIN = 0		70	110	μΑ
I _{QBS}	V _{BS} quiescent current	$V_{BS} = 15 \text{ V}$ $\overline{SD}/OD = 5 \text{ V}; \overline{LIN} \text{ and}$ HIN = 5 V; CIN = 0		150	210	μΑ
R _{DS(on)}	Bootstrap driver on resistance	LVG ON		120		Ω

Table 10. Logic inputs

	· J · · · · ·					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{il}	Low logic level voltage				0.8	V
V _{ih}	High logic level voltage		2.25			V
I _{HINh}	HIN logic "1" input bias current	HIN = 15 V	110	175	260	μΑ
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μΑ
I _{LINI}	LIN logic "1" input bias current	LIN = 0 V	3	6	20	μΑ
I _{LINh}	LIN logic "0" input bias current	<u>LIN</u> = 15 V			1	μΑ
I _{SDh}	SD logic "0" input bias current	SD = 15 V	30	120	300	μΑ
I _{SDI}	SD logic "1" input bias current	SD = 0 V			3	μΑ
Dt	Dead time	see Figure 7		600		ns

Electrical characteristics STGIPS20K60

Table 11. Sense comparator characteristics (V_{CC} = 15 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{ib}	Input bias current	V _{CP+} = 1 V	-		3	μΑ
V _{ol}	Open-drain low-level output voltage	I _{od} = - 3 mA	-		0.5	V
t _{d_comp}	Comparator delay	\overline{SD} /OD pulled to 5 V through 100 k Ω resistor	-	90	130	ns
SR	Slew rate	$C_L = 180 \text{ pF}; R_{pu} = 5 \text{ k}\Omega$	-	60		V/µsec
t _{sd}	Shut down to high / low side driver propagation delay	$V_{OUT} = 0$, $V_{boot} = V_{CC}$, $V_{IN} = 0$ to 3.3 V	50	125	200	
t _{isd}	Comparator triggering to high / low side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN _i	50	200	250	ns


Table 12. Truth table

Condition	Logic input (V _I)			Output	
	SD/OD	LIN	HIN	LVG	HVG
Shutdown enable half-bridge tri-state	L	х	х	L	L
Interlocking half-bridge tri-state	Н	L	Н	L	L
0 "logic state" half-bridge tri-state	Н	Н	L	L	L
1 "logic state" low side direct driving	Н	L	L	Н	L
1 "logic state" high side direct driving	Н	Н	Н	L	Н

Note: X: don't care

Figure 5. Maximum $I_{C(RMS)}$ current vs. switching frequency $^{(1)}$

Figure 6. Maximum $I_{C(RMS)}$ current vs. f_{SINE}




1. Simulated curves refer to typical IGBT parameters and maximum $\mathbf{R}_{\text{thj-c.}}$

Electrical characteristics STGIPS20K60

3.2 Waveforms definitions





Smart shutdown function 4


The STGIPS20K60 integrates a comparator for fault sensing purposes. The comparator non-inverting input (CIN) can be connected to an external shunt resistor in order to implement a simple over-current protection function. When the comparator triggers, the device is set in shutdown state and both its outputs are set to low-level leading the halfbridge in tri-state. In the common overcurrent protection architectures the comparator output is usually connected to the shutdown input through a RC network, in order to provide a mono-stable circuit, which implements a protection time that follows the fault condition. Our smart shutdown architecture allows to immediately turn-off the output gate driver in case of overcurrent, the fault signal has a preferential path which directly switches off the outputs. The time delay between the fault and the outputs turn-off is no more dependent on the RC values of the external network connected to the shutdown pin. At the same time the internal logic turns on the open-drain output and holds it on until the shutdown voltage goes below the logic input lower threshold. Finally the smart shutdown function provides the possibility to increase the real disable time without increasing the constant time of the external RC network.

CP-PROTECTION SD/OD $\boldsymbol{\gamma}_{\scriptscriptstyle 1}$ $\mathcal{T}_{\scriptscriptstyle 2}$ (internal) real disable time Fast shut down driver outputs are set in SD state immediately after the comparator TIME CONSTANTS $\Upsilon_1 = (R_{ON_OD} // R_{SD}) \cdot C_{SD}$ triggering even if the SD signal $\Upsilon_2 = R_{SD} \cdot C_{SD}$ the lower input threshold SHUT DOWN CIRCUIT Rs□ Csp

Figure 8. Smart shutdown timing waveforms

Pls refer to Table 11 for internal propagation delay time details.

5 Applications information



5.1 Recommendations

- Input signal HIN is active high logic. A 85 k Ω (typ.) pull down resistor is built-in for each high side input. If an external RC filter is used, for noise immunity, pay attention to the variation of the input signal level.
- Input signal LIN is active low logic. A 720 kΩ (typ.) pull-up resistor, connected to an internal 5 V regulator through a diode, is built-in for each low side input.
- To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- By integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler is possible.
- Each capacitor should be located as nearby the pins of IPM as possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- The SD/OD signal should be pulled up to 5 V / 3.3 V with an external resistor (see Section 4: Smart shutdown function for detailed info).

Table 13. Recommended operating conditions

Symbol	Parameter	Conditions	Value			Heit
	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{PN}	Supply Voltage	Applied between P-Nu,Nv,Nw		300	400	V
V _{CC}	Control supply voltage	Applied between V _{CC} -GND	13.5	15	18	V
V _{BS}	High side bias voltage	Applied between V_{BOOTi} -OUT _i for i =U,V,W	13		18	٧
t _{dead}	Blanking time to prevent Arm-short	For each input signal	1			μs
f _{PWM}	PWM input signal	-40°C < T _c < 100°C -40°C < T _j < 125°C			20	kHz

6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Please refer to dedicated technical note TN0107 for mounting instructions.

Table 14. SDIP-25L package mechanical data

Dim.	(mm.)				
	Min.	Тур.	Max.		
Α	44		44.8		
A1	0.95	0.95			
A2	1.2		2		
A3	39	39			
В	21.6	21.6			
B1	11.45	11.45			
B2	24.83 25.22		25.63		
С	5	5			
C1	6.4		7.4		
C2	11.1		12.1		
е	1.95	2.35	2.75		
e1	3.2	3.6	4		
e2	4.3	4.7	5.1		
e3	6.1	6.5	6.9		
F	0.8	1.0	1.2		
F1	0.3 0.5		0.7		
R	1.35		2.15		
Т	0.4	0.55	0.7		

Section F-F 0.4±0.05 DETAIL D \$0'0∓S'0 26'0 0.75±0.05 1.0±0.05 Detail E 1.50±0.1 MARK PIN DETAIL E DÉTAIL A DETAIL B 1.72 Ref. DETAIL D 8154676 revF

Figure 10. SDIP-25L package dimensions

Revision history STGIPS20K60

7 Revision history

Table 15. Document revision history

Date	Revision	Changes
10-Aug-2009	1	Initial release
01-Jul-2010	2	Document status promoted from preliminary to datasheet. Updated package mechanical data (Section 6: Package mechanical data). Minor text changes to improve readability.
23-Sep-2010	3	Updated: <i>Table 3</i> , <i>5</i> , <i>10</i> and <i>Table 11</i> . Modified: <i>Figure 5</i> and <i>Figure 6</i> .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

