


$650V\text{-}80m\Omega\,\text{SiC}\,\text{FET}$

Rev. B, May 2023

DATASHEET

UF3C065080B3



Part Number	Package	Marking
UF3C065080B3	D ² PAK-3L	UF3C065080B3



Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

Features

- Typical on-resistance $R_{DS(on),typ}$ of $80m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		650	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹	1	T _C = 25°C	25	А
Continuous drain current	ID	T _C = 100°C	18.2	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	65	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.1A	33	mJ
Power dissipation	P _{tot}	T _C = 25°C	115	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 1	245	°C

1. Limited by $T_{\mbox{\tiny J,max}}$

2. Pulse width t_{p} limited by $T_{J,\text{max}}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions		Value		Units
	Symbol	Test Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			1	1.3	°C/W



Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Devenenter	Sumbol	Test Conditions		Value	Units		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	650			V	
Total drain leakage current		V _{DS} =650V, V _{GS} =0V, T _J =25°C		6	100		
i otai drain leakage current	I _{DSS}	V _{DS} =650V, V _{GS} =0V, T _J =175°C		40		μΑ	
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μA	
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =20A, T _J =25°C	80		100	mΩ	
Drain source on resistance	י יDS(on)	V _{GS} =12V, I _D =20A, T _J =175°C					
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	4	5	6	V	
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω	

Typical Performance - Reverse Diode

Devementer	Cump hal	Test Conditions		Units		
Parameter	Symbol	l est Conditions	Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			25	А
Diode pulse current ²	I _{S,pulse}	T _c =25°C			65	А
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =10A, T _J =25°C		1.5	2	v
	▼ FSD	V _{GS} =0V, I _S =10A, T _J =175°C		1.75		•
Reverse recovery charge	Q _{rr}	V_{R} =400V, I _S =20A, V_{GS} =-5V, $R_{G_{EXT}}$ =10 Ω		119		nC
Reverse recovery time	$\begin{array}{c} \text{erse recovery charge} & Q_{rr} & V_{R}=400V, \ I_{S}=20A, \\ V_{GS}=-5V, \ R_{G_EXT}=10\Omega \\ \text{di/dt}=2200A/\mu_{S}, \end{array}$			16		ns
Reverse recovery charge				73		nC
Reverse recovery time				11		ns





Typical Performance - Dynamic

Deversites	Constrat	Test Carditians	Value			Units	
Parameter	Symbol	Test Conditions –	Min	Тур	Max	Units	
Input capacitance	C _{iss}	- V _{DS} =100V, V _{GS} =0V -		1500			
Output capacitance	C _{oss}	$v_{DS} = 100 \text{ v}, v_{GS} = 0 \text{ v}$ = f=100kHz		104		pF	
Reverse transfer capacitance	C _{rss}			2.6			
Effective output capacitance, energy related	C _{oss(er)}	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		77		pF	
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 400V, V _{GS} =0V		176		pF	
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		6.2		μJ	
Total gate charge	Q _G	(-400)(1-200)		51			
Gate-drain charge	Q_{GD}	V_{DS} =400V, I_{D} =20A, V _{GS} = -5V to 15V		11		nC	
Gate-source charge	Q _{GS}	V _{GS} - 5V to 15V		19			
Turn-on delay time	t _{d(on)}			25			
Rise time	t _r	V _{DS} =400V, I _D =20A, Gate		13			
Turn-off delay time	t _{d(off)}	Driver =-5V to +15V,		50		ns	
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		12			
Turn-on energy including R _s energy ⁴	E _{ON}	Turn-off $R_{G,EXT}$ =22Ω Inductive Load,		164			
Turn-off energy including R _s energy ⁴	E _{OFF}	FWD: same device with		24		-	
Total switching energy including R _S energy ⁴	E _{total}	V_{GS} = -5V and R_{G} = 22 Ω , RC snubber: R_{S} =5 Ω and		188		μJ	
Snubber R _s energy during turn-on	E _{RS_ON}	С _s =100pF, Т _J =25°С		0.95		-	
Snubber R _s energy during turn-off	E _{RS_OFF}			1.52		-	
Turn-on delay time	t _{d(on)}			20			
Rise time	t _r	V _{DS} =400V, I _D =20A, Gate		13			
Turn-off delay time	t _{d(off)}	Driver =-5V to +15V,		52		ns	
Falltime	t _f	Turn-on $R_{G,EXT} = 1\Omega$,		12			
Turn-on energy including R _s energy ⁴	E _{ON}	$- \text{Turn-off } R_{G,EXT} = 22\Omega$ $- \text{Inductive Load,}$		140			
Turn-off energy including R _s energy ⁴	E _{OFF}	FWD: same device with		23			
Total switching energy including R _s energy ⁴	E _{total}	V_{GS} = -5V and R_G = 22 Ω , RC snubber: R_S =5 Ω and		163		μJ	
Snubber R _s energy during turn-on	E _{RS_ON}	C _S =100pF, T _J =150°C		0.93			
Snubber R _s energy during turn-off	E _{RS_OFF}			1.43		-	

4. The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.

	FET-Jet Calculator	P	Buy Online	0 00	Spice Mode l s		Contact Sales	20	Learn More
--	-----------------------	---	---------------	-------------	--------------------------	--	------------------	----	---------------

Typical Performance Diagrams




Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s




Figure 2. Typical output characteristics at T $_{\rm J}$ = 25°C, tp < 250 μs




Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 20A

	FET-Jet Calculator	P	Buy Online	<u> </u>	Spice Models	\bigcirc	Contact Sales		Learn More
--	-----------------------	---	---------------	----------	-----------------	------------	------------------	--	---------------




Figure 5. Typical drain-source on-resistances at V_{GS} = 12V




Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA




Figure 8. Typical gate charge at V_{DS} = 400V and I_{D} = 20A

	FET-Jet Calculator	P	Buy Online	<u>_</u>	Spice Models		Contact Sales		Learn More
--	-----------------------	---	---------------	----------	-----------------	--	------------------	--	---------------




Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at T_J = 175°C




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V






Figure 13. Typical capacitances at f = 100kHz and $V_{\rm GS}$ = 0V




Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance

	FET-Jet Calculator	P	Buy Online	<u>_</u>	Spice Mode l s		Contact Sales		Learn More
--	-----------------------	---	---------------	----------	--------------------------	--	------------------	--	---------------




Figure 17. Safe operation area at T_{C} = 25°C, D = 0, Parameter $t_{\rm p}$




Figure 18. Reverse recovery charge Qrr vs. junction temperture





Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at $T_J = 25^{\circ}$ C, turn-on $R_{G_{EXT}} = 1\Omega$, and turn-off $R_{G_{EXT}} = 22\Omega$

QOULO



FET-Jet

Calculato

Spice

Models

Contact

Learn

More

Buy Online

Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor $R_{G EXT}$





Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor $R_{G,EXT}$

(b)

(a)



FET-Jet

Calculato

Spice

Models

Contact

Learn

More

Buy Online

Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at $I_D = 20A$




Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at $I_D = 20A$ and $T_J = 25^{\circ}C$

QONOD






Figure 24. Clamped inductive load switching test circuit An RC snubber ($R_s = 5\Omega$ and $C_s = 100$ pF) is required to improve the turn-off waveforms.

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com





Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.