NCT5927W Nuvoton Level translating I²C-bus/SMBus Repeater

Date: Nov.14, 2014 Revision: 1.01



NCT5927W Datasheet Revision History

	PAGES	DATES	VERSION	MAIN CONTENTS
1		2012/07/13	0.1	Draft version.
2		2012/08/15	0.2	Modify application circuit on fig2 Modify test conditions and dynamic characteristics
3		2013/05/24	0.5	1. Modify DC/AC specification
4		2013/10/02	0.6	Modify B port VIL Modify B port low level current
5		2013/10/21	1.0	Modified capacitance values in general description Modified A Port VIL
6	1	2014/11/14	1.01	Update the typo in the General description
				0

Release Date: Nov. 2014



Table of Content-

1.	GENE	RAL DESCRIPTION	1 -
2.	FEATL	IRES	1 -
3.	BLOCK	CDIAGRAM	2 -
		ONFIGURATION	
	4.1	Pin Description	3 -
5.	FUNC	FIONAL DESCRIPTION	
	5.1	Enable Pin	
ô.	ELECT	RICAL CHARACTERISTICS	6 -
	6.1	Absolute Maximum Ratings	6 -
	6.2	DC Characteristics	
	6.3	AC CHARACTERISTICS	9 -
	6.4	Test Information	10 -
7.	ORDE	R INSTRUCTION	11
3.	TOP M	ARKING SPECIFICATION	211
9.	TAPIN	G SPECIFICATION	-11
10.	PACKA	AGE DRAWING AND DIMENSIONS	12 -

Release Date: Nov. 2014



1. GENERAL DESCRIPTION

The NCT5927W is a CMOS integrated circuit that provides bidirectional level shifting between higher voltage (2.2 V to 5.5 V) and low voltage (down to 0.8 V) up to 1MHz for SMBus[™] applications. While retaining all the operating modes and features of the I²C-bus system during the level shifts, it also permits extension of the I²C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses at lower speeds. The SDA and SCL pins are 5V tolerant and are high-impedance when the NCT5927W is unpowered.

The NCT5927W drivers are not enabled unless V_{CCB} is above 2.2 V and V_{CCA} is above 0.8 V. The EN pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the enable pin when the bus is idle.

The output pull-down on the B-side internal buffer LOW is set for approximately 0.55 V, while the input threshold of the internal buffer is set about 150 mV lower (0.4 V). When the B-side I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the A-side drives a hard LOW and the input level is set at $0.3 \text{V}_{\text{CCA}}$ to accommodate the need for a lower LOW level in systems where the low voltage side supply voltage is as low as 0.8 V. The NCT5927W is packaged in MSOP-8 type.

2. FEATURES

- 2 channels, bidirectional voltage level from 0.8V to 5.5V and from 2.2V to 5.5V
- A side operating supply voltage VCCA range from 0.8V to 5.5V
- B side operating supply voltage VCCB range from 2.2V to 5.5V
- Isolates Input/output sides
- I²C® Compatible System Management bus (SMBusTM) operated up to 1MHz
- High active's enable input
- 5V tolerant I²C-bus and active high enable pin
- high-impedance for I²C-bus pins in power-off
- 8-pin MSOP Green Package (Halogen-free)
- ESD protection exceeds 5500V HBM, 500V MM, and 1000V CDM
- Latch-up exceeds 100mA

Release Date: Nov. 2014



3. BLOCK DIAGRAM





Figure 1 - Functional Diagram

4. PIN CONFIGURATION



Release Date: Nov. 2014 Version: 1.01



4.1 Pin Description

PIN	NAME	DESCRIPTION
1	$V_{\sf CCA}$	A-side supply voltage (0.8V to 5.5V)
2	SCLA	Serial clock bus, A side.
3	SDAA	Serial data bus, A side.
4	GND	Supply ground
5	EN	Active-high repeater enable input.
6	SDAB	Serial data bus, B side.
7	SCLB	Serial clock bus, B side.
8	V _{CCB}	B-side supply voltage (2.2V to 5.5V)

Release Date: Nov. 2014

Version: 1.01

- 3 -



5. FUNCTIONAL DESCRIPTION

A typical application is shown in Figure 2. In this example, the memory is running on a 2.2V I²C-bus while CPU is connected to a 0.9V bus. Both buses run at 1MHz.




Figure 2 - Typical Application

The NCT5927W is 5V tolerant, so it does not require any additional circuitry to translate between 0.8V to 5.5 V bus voltages and 2.2V to 5.5V bus voltages.

When the A-side of the NCT5927W is pulled LOW by a driver on the I²C-bus, a comparator detects the falling edge when it goes below 0.3VccA and causes the internal driver on the B-side to turn on, causing the B-side to pull down to about 0.55 V. When the B-side of the NCT5927W falls, first a CMOS hysteresis type input detects the falling edge and causes the internal driver on the A-side to turn on and pull the A-side pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 3 and Figure 4. If the bus master in Figure 3 were to write to the slave through the NCT5927W, waveforms shown in Figure 6 would be observed on the A bus. This looks like a normal I²C-bus transmission except that the HIGH level may be as low as 0.8 V, and the turn on and turn off of the acknowledge signals are slightly delayed.

On the B bus side of the NCT5927W, the clock and data lines would have a positive offset from ground equal to the Vol of the NCT5927W B side. After the 8th clock pulse, the data line will be pulled to the Vol of the NCT5927W in this example. At the end of the acknowledge, the level rises from the LOW level set by the driver in the NCT5927W while the A bus side rises above 0.3Vcca, then it continues HIGH. It is important to note that any arbitration or clock stretching events require that the LOW level on the B bus side at the input of the NCT5927W (VIL) be at or below 0.4 V to be recognized by the

Release Date: Nov. 2014

- 4 - Version: 1.01



NCT5927W and then transmitted to the A bus side. The NCT5927W includes a Vcca over voltage disable that turns the channel off if 0.4Vcca+0.8V> Vccb.




Figure 3 - Bus A (0.8V to 5.5V bus) waveform




Figure 4 - Bus B (2.2V to 5.5V bus) waveform

5.1 Enable Pin

The EN pin is active HIGH with thresholds reference to VCCB with an internal pull-up to VCCB and allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power-up until after the system power-up reset. It should never change state during and I²C-bus operation because disabling during a bus operation will hang the bus and enabling part way through a bus cycle could confuse the I²C-bus parts being enabled.

The enable pin should only change state when the global bus and the repeater port are in an idle state to prevent system failures.

INPUT EN	FUNCTION		
	Output Disable		
255 02	SDAA = SDAB		
	SCLA = SCLB		

Release Date: Nov. 2014



6. ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT		
Power Supply Voltage (V _{CCA} , V _{CCB})	-0.5 to 6.0	V		
Input/Output Voltage	-0.5 to 6.0	V		
Operating Temperature (in free air)	-40 to + 85	°C		
Storage Temperature	-55 to +125	° C		
Junction temperature	125	° C		

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

6.2 DC Characteristics

 $V_{CCA}=0.8V$ to $5.5V^{[1]};V_{CCB}=2.2V$ to 5.5V; GND=0V; $T_{amb}=-40$ °C to 85°C; unless otherwise specified. [11]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CCB}	Supply voltage, B-side bus		2.2	-	5.5	V
V_{CCA}	Supply voltage, A-side bus		0.8	-	5.5	V
$I_{CC(VCCA)}$	Supply current on pin V _{CCA}	V _{CCA} = 5.5V	-	-	50	uA
		Both channels HIGH;			2.5	
I _{CCH}	HIGH-state supply current	V _{CCB} = 5.5V;	-	2		mA
		$SDAn = SCLn = V_{CC(n)}$				
		Both channels LOW;		1.8	2.9	mA
I _{CCL}	LOW-state supply current	$V_{CC} = 5.5V;$	-			
		One SDA and SCL = GND; other SDA and SCL = open				
Input and	output SDAB and SCLB					
V_{IH}	HIGH-level input voltage		0.7V _{CCB}	-	5.5	V
V_{IL}	LOW-level input voltage		-0.5	-	+0.4	V
V_{ILc}	LOW-level input voltage contention		-0.5	0.4	-	V
V_{ILK}	Input clamping voltage	I _I =-18mA	-1.2	-	-0.3	V
I _{LI}	Input leakage current	V _I =5.5V	-	-	±1	μ A
I _{IL}	LOW-level input current	SDA, SCL; V _I = 0.2V	-	-	100	μ A
V _{OL}	LOW-level output voltage	IOL= 150 μ A or 6mA	0.47	0.55	0.65	V
V_{OL} - V_{ILC}	LOW-level input voltage below	Guaranteed by design	-	150	-	mV

Release Date: Nov. 2014



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	output LOW-level voltage					
0	land the same of the same	VI=3V or 0V; VCC=3.3V		7	10	рF
C_{io}	Input/output capacitance	VI=3V or 0V; VCC=0V				
Input and	output SDAA and SCLA		320			
V _{IH}	HIGH-level input voltage	30/	0.7V _{CCA}	-	5.5	V
V _{IL}	LOW-level input voltage	1	^{[[2]} -0.5	199	0.25V _{CCA}	V
V_{ILK}	Input clamping voltage	I _I =-18mA	-1.2	TA	-0.3	V
I _{LI}	Input leakage current	V _i =5.5V	10	30-3	±1	μ A
I _{IL}	LOW-level input current	SDA, SCL; V _I = 0.2V	-	W.	10	μ A
V _{OL}	LOW-level output voltage	I _{OL} = 6mA	-	0.1	0.2	V
		VI=3V or 0V; VCC=3.3V		7	10	2
C_{io}	Input/output capacitance	VI=3V or 0V; VCC=0V	_			pF
Enable			•		1	300
V _{IL}	LOW-level input voltage		-0.5	-	+0.3V _{CCB}	V
V_{IH}	HIGH-level input voltage		0.7V _{CCB}	-	5.5	V
I _{IL(EN)}	LOW-level input current on pin EN	V _I = 0.2V, EN; V _{CCB} =2.2V	-	-10		μ A
I _{LI}	Input leakage current		-1	-	+1	μ A
Ci	Input capacitance	$V_I = V_{CCB}$	-	6	7	pF

^[1] V_{CCA} may be as high as 5.5V for over voltage tolerance but 0.4VCCA + 0.8V < VCCB for the channels to be enable and functional normally

- 7 -

Release Date: Nov. 2014

^[2] VIL for A-side with envelope noise must be below 0.3VCCA for stable performance

^{[5,} be lt. [3] Power supply decoupling capacitors need to be present for both V_{CCA} and V_{CCB} and the 0.1uF decoupling for V_{CCB} needs to






Figure 5 - Propagation delay and transition (rise/fall) times; B-side to A-side




Figure 6 - Propagation delay and transition (rise/fall) times; A-side to B-side




Figure 7 - Enable and disable time

Release Date: Nov. 2014 Version: 1.01



6.3 AC CHARACTERISTICS

 V_{CCA} =0.8V to 5.5V; V_{CCB} =2.2V to 5.5V; GND=0V; T_{amb} =-40 $^{\circ}$ C to 85 $^{\circ}$ C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{PLH}	LOW-to-HIGH propagation delay	B-side to A-side; figure 5	60	90	130	ns
t _{PHL}	HIGH-to-LOW propagation delay	B-side to A-side; figure 5	40	70	100	ns
t _{rise}	Rise time	A-side; figure 5	XX	100	-	ns
t_{fall}	Fall time	A-side; figure 5	2	4	6	ns
t _{PLH}	LOW-to-HIGH propagation delay	A-side to B-side; figure 6	30	60	80	ns
t _{PHL}	HIGH-to-LOW propagation delay	A-side to B-side; figure 6	40	70	90	ns
t _{rise}	Rise time	B-side; figure 6	- 8	100	16	ns
t_{fall}	Fall time	B-side; figure 6	5	20	35	ns
t _{en}	Enable time	EN HIGH to enable; figure 7	-	- 1	200	ns
t _{dis}	Disable time	EN LOW to disable; figure 7	-	-	200	ns

^[1] Times are specified with loads of 1.35k pull-up resistance and 50 pF load capacitance on the A/B-side and falling edge slew rate of 0.05V/ns input signals. Different load resistance and capacitance will alter the RC time constant, thereby changing the propagation delay and transition times

Release Date: Nov. 2014


^[2] Pull-up voltages are Vcca on the A-side and VccB on the B-side.

^[3] Typical values were measured with Vcca = 0.95 V, Vccb = 2.5 V at Tamb = 25 °C, unless otherwise noted.

^[4] The enable pin, EN, should only change state when the global bus and the repeater port are in an idle state.



6.4 Test Information



R_L= load resistor; 1.35K on A/B port

C_L= load capacitor; 50pF

R_T= termination resistor that should be equal to chacteristic resistance of pulse generation

Figure 8 - Test circuit for open-drain outputs

Release Date: Nov. 2014



7. ORDER INSTRUCTION

PART NO.	PACKAGE	SUPPLIED AS
NCT5927W	MSOP-8	E shape (Tube)
110139277	Green Package	T shape (Tape & Reel); MOQ=4Kpcs

8. TOP MARKING SPECIFICATION

5927W 315GA

1st line: Part number: **5927W** means NCT5927W


2nd line: Assembly tracking code

3 15 : packages made in year 2013, week 15

G: Assembly house code

A: Nuvoton internal tracking code

9. TAPING SPECIFICATION




FEEDING DIRECTION →

Release Date: Nov. 2014 Version: 1.01



10. PACKAGE DRAWING AND DIMENSIONS MSOP-8L 3 X 3mm



CONTROLLING DIMENSION: MILLIMETERS

CVADOL	DIMENSION IN MM			DIMENSION IN INCH			
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			1.10			0.043	
A1	0.05		0.15	0.002		0.006	
A2	0.81	0.86	0.91	0.032	0.034	0.036	
С	0.13		0.23	0.005		0.009	
b	0.25		0.40	0.0098		0.0157	
D	2.90	3.00	3.10	0.114	0.118	0.122	
E	2.90	3.00	3.10	0.114	0.118	0.122	
HE		4.90 BS	iC	0.193 BSC		SC .	
L	0.445	0.55	0.648	0.0175	0.0217	0.0255	
θ1	0°		6°	0°		6°	
е		0.65 BS	С	0.026 BSC			

- 12 -

Release Date: Nov. 2014



Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners

Release Date: Nov. 2014

- 13 - Version: 1.01