



Dual, High-Speed, Current Feedback Operational Amplifier

OP-260

FEATURES


- Very High Slew Rate 550V/ μ s Typ
- -3dB Bandwidth ($A_v=+10$) 40MHz Typ
- Bandwidth Independent of Gain
- Unity-Gain Stable
- Low Supply Current 4.5mA per amp Typ

ORDERING INFORMATION†

$T_A = 25^\circ\text{C}$ V_{IOS} MAX (mV)	PACKAGE			OPERATING TEMPERATURE RANGE
	TO-99 8-PIN	PLASTIC	LCC 20-CONTACT	
3.5	OP260AJ*	-	OP260ARC/883	MIL
3.5	OP260EJ	-	-	XIND
5.0	OP260FJ	-	-	XIND
7.0	-	OP260GP	-	XIND
7.0	-	OP260GSP†	-	XIND

* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
 † Burn-in is available on commercial and industrial temperature range parts in cerDIP, plastic DIP, and TO-can packages.
 †† For availability and burn-in information on SO packages, contact your local sales office.

PIN CONNECTIONS




GENERAL DESCRIPTION

The dual OP-260 represents a new concept in monolithic operational amplifiers. Built on PMI's high-speed bipolar process, the OP-260

continued

SIMPLIFIED SCHEMATIC (One of Two Amplifiers)



OP-260

GENERAL DESCRIPTION *Continued*

employs current feedback to provide consistently wideband operation regardless of gain. The OP-260's -3dB bandwidth of 90MHz at $A_V = +1$ combines with a slew rate of 1000V/ μ s for extremely high-speed operation. For its high-speed bandwidth, the OP-260 requires only 4.5mA of supply current per amplifier, a considerable power savings over other high-speed operational amplifiers.

The OP-260 is easy to design with, since most of the circuit assumptions for voltage feedback amplifiers can also be used for current feedback amplifiers. The two independent amplifiers of the OP-260 allow two channel amplification with matched AC performance. It is also ideal for high-speed instrumentation amplifiers. Other applications for the OP-260 include ultrasound and sonar systems, video amplifiers and high-speed data acquisition systems.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	$\pm 18V$
Input Voltage	Supply Voltage
Differential Input Voltage	$\pm 1V$
Inverting Input Current	$\pm 7mA$ Continuous $\pm 20mA$ Peak

Output Short-Circuit Duration	10 sec
Operating Temperature Range	
OP-260A, (J, RC, Z)	-55°C to +125°C
OP-260E/F (J, Z)	-40°C to +85°C
OP-260G (P, S)	-40°C to +85°C
Storage Temperature Range	-65°C to +175°C
Junction Temperature Range (J, RC)	-65°C to +175°C
Junction Temperature Range (P, S)	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	+300°C

PACKAGE TYPE	θ_{JA} (Note 2)	θ_{JC}	UNITS
TO-99 (J)	145	16	°C/W
8-Pin Hermetic DIP (Z)	134	12	°C/W
8-Pin Plastic DIP (P)	96	37	°C/W
20-Contact LCC (RC)	88	33	°C/W
16-Pin SOL (S)	92	27	°C/W

NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- θ_{JA} is specified for worst case mounting conditions, i.e., θ_{JA} is specified for device in socket for TO, P-DIP, and LCC packages; θ_{JA} is specified for device soldered to printed circuit board for SOL package.

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $V_{CM} = 0V$, $R_F = 2.5k\Omega$, $T_A = +25^\circ C$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-260A/E			OP-260F			OP-260G			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	V_{IOS}		-	1	3.5	-	2	5	-	3	7	mV
Input Bias Current	I_{B+} I_{B-}	Noninverting Input	-	0.2	1	-	0.3	2	-	0.5	3	μA
		Inverting Input	-	3	8	-	4	10	-	5	15	μA
Input Bias Current Common-Mode Rejection Ratio	$CMRR_{IB-}$	Inverting Input $V_{CM} = \pm 11V$	-	0.04	0.1	-	0.06	0.2	-	0.1	0.5	$\mu A/V$
Input Bias Current Power Supply Rejection Ratio	$PSRR_{IB-}$ $PSRR_{IB+}$	Inverting Input	-	0.02	0.1	-	0.04	0.2	-	0.05	0.5	$\mu A/V$
		Noninverting Input $V_S = \pm 9V$ to $\pm 18V$	-	0.002	0.02	-	0.004	0.04	-	0.01	0.1	$\mu A/V$
Common-Mode Rejection	CMR	$V_{CM} = \pm 11V$	56	62	-	50	60	-	50	60	-	dB
Power Supply Rejection	PSR	$V_S = \pm 9V$ to $\pm 18V$	66	72	-	60	66	-	60	66	-	dB
Open-Loop Transimpedance	R_T	$R_L = 1k\Omega$ $V_O = \pm 10V$	5	7	-	4	5	-	4	5	-	$M\Omega$
Input Voltage Range	IVR		± 11	-	-	± 11	-	-	± 11	-	-	V
Output Voltage Swing	V_O	$R_L = 1k\Omega$ $I_{OUT} = \pm 20mA$	± 12	± 12.6	-	± 12	± 12.6	-	± 12	± 12.6	-	V
			± 11	± 11.5	-	± 11	± 11.5	-	± 11	± 11.5	-	
Supply Current	I_{SY}	No Load, Both Amplifiers	-	9	10.5	-	9	10.5	-	9	10.5	mA
		$A_V = +1$, $V_O = \pm 10V$, $R_L = 1k\Omega$, Test at $V_O = \pm 5V$	-	1000	-	-	1000	-	-	1000	-	
Slew Rate	SR	$A_V = +10$, $V_O = \pm 10V$, $R_L = 1k\Omega$, Test at $V_O = \pm 5V$	375	550	-	300	550	-	300	550	-	$V/\mu s$
		$A_V = +10$, $V_O = \pm 10V$, $R_L = 1k\Omega$, Test at $V_O = \pm 5V$ 8-pin Hermetic DIP (Z) Package	300	-	-	300	-	-	-	-	-	-

OP-260

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $V_{CM} = 0V$, $R_F = 2.5k\Omega$, $T_A = 25^\circ C$, unless otherwise noted. *Continued*

PARAMETER	SYMBOL	CONDITIONS	OP-260A/E			OP-260F			OP-260G			UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
-3dB Bandwidth	BW	-3dB point $R_L = 500\Omega$	$A_V = -1$	-	55	-	-	55	-	-	55	-	MHz
			$A_V = +1$	-	90	-	-	90	-	-	90	-	
			$A_V = +10$	-	40	-	-	40	-	-	40	-	
Settling Time	t_S	$A_V = -1$, 10V step, 0.1%	-	250	-	-	250	-	-	250	-	ns	
Input Capacitance	C_{IN}	Noninverting and Inverting Inputs	-	4.5	-	-	4.5	-	-	4.5	-	pF	
Channel Separation	CS	$f_O = 100kHz$, $V_O = 10Vp-p$, $R_L = 100\Omega$	-	100	-	-	100	-	-	100	-	dB	

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $V_{CM} = 0V$, $R_F = 2.5k\Omega$, $-55^\circ C \leq T_A \leq +125^\circ C$, for the OP-260A, unless otherwise noted.


PARAMETER	SYMBOL	CONDITIONS	OP-260A			UNITS
			MIN	TYP	MAX	
Input Offset Voltage	V_{OS}		-	1.8	6	mV
Average Input Offset Voltage Drift	TCV_{OS}			8	-	$\mu V/^\circ C$
Input Bias Current	I_{B+} I_{B-}	Noninverting Input	-	0.3	2	μA
		Inverting Input	-	0.3	2	μA
Input Bias Current Common Mode Rejection Ratio	$CMRR_{I_{B-}}$	Inverting Input $V_{CM} = \pm 11V$	-	0.05	0.2	$\mu A/V$
Input Bias Current Power Supply Rejection Ratio	$PSRR_{I_{B-}}$ $PSRR_{I_{B+}}$	Inverting Input	-	0.03	0.2	$\mu A/V$
		Noninverting Input $V_S = \pm 9V$ to $\pm 18V$	-	0.003	0.05	$\mu A/V$
Common Mode Rejection	CMR	$V_{CM} = \pm 11V$	52	58	-	dB
Power Supply Rejection	PSR	$V_S = \pm 9V$ to $\pm 18V$	62	70	-	dB
Open-Loop Transimpedance	R_T	$R_L = 1k\Omega$, $V_O = \pm 10V$	3	4.8	-	$M\Omega$
Input Voltage Range	IVR		± 11	-	-	V
Output Voltage Swing	V_O	$R_L = 1k\Omega$ $I_{OUT} = \pm 20mA$	± 11.5	± 12.4	-	V
			± 10.5	± 11.1	-	V
Supply Current	I_{SY}	No load, Both Amplifiers	-	9	11.5	mA

OP-260


ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $V_{CM} = 0V$, $R_F = 2.5k\Omega$, $-40^\circ C \leq T_A \leq +85^\circ C$ for the OP-260E/F/G, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-260E			OP-260F			OP-260G			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	V_{IOS}		-	1.4	6	-	2.5	8	-	3.7	10	mV
Average Input Offset Voltage Drift	TCV_{IOS}		-	6	-	-	8	-	-	10	-	$\mu V/^\circ C$
Input Bias Current	I_{B+}	Noninverting Input	-	0.3	2	-	0.4	3	-	0.6	5	μA
	I_{B-}	Inverting Input	-	4	12	-	5	15	-	7	20	μA
Input Bias Current Common Mode Rejection Ratio	$CMRR_{I_{B-}}$	Inverting Input $V_{CM} = \pm 11V$	-	0.05	0.2	-	0.7	0.4	-	0.15	1.0	$\mu A/V$
Input Bias Current Power Supply Rejection Ratio	$PSRR_{I_{B-}}$	Inverting Input	-	0.03	0.2	-	0.05	0.4	-	0.1	1.0	$\mu A/V$
	$PSRR_{I_{B+}}$	Noninverting Input	-	0.003	0.05	-	0.005	0.1	-	0.01	0.2	$\mu A/V$
Common Mode Rejection	CMR	$V_{CM} = \pm 11V$	52	60	-	50	58	-	50	58	-	dB
Power Supply Rejection	FSR	$V_S = \pm 9V$ to $\pm 15V$	62	70	-	60	64	-	60	64	-	dB
Open-Loop Transimpedance	R_T	$R_L = 1k\Omega$, $V_O = \pm 10V$	3	5	-	2	4	-	2	4	-	$M\Omega$
Input Voltage Range	IVR		± 11	-	-	± 11	-	-	± 11	-	-	V
Output Voltage Swing	V_O	$R_L = 1k\Omega$, $I_{OUT} = \pm 20mA$	± 11.5	± 12.5	-	± 11.5	± 12.5	-	± 11.5	± 12.5	-	V
			± 10.5	± 11.1	-	± 10.5	± 11.1	-	± 10.5	± 11.1	-	V
Supply Current	I_{SY}	No Load, Both Amplifiers	-	9	11.5	-	9	11.5	-	9	11.5	mA


CHANNEL SEPARATION TEST CIRCUIT



BURN-IN CIRCUIT



DICE CHARACTERISTICS



- 1. OUT A
- 2. - IN A
- 3. + IN A
- 4. V-
- 5. + IN B
- 6. - IN B
- 7. OUT B
- 8. V+

DIE SIZE 0.089 x 0.086 inch, 7,654 sq. mils
(2.26 x 2.18 mm, 4.93 sq. mm)

WAFER TEST LIMITS at $V_S = \pm 15V$, $V_{CM} = 0V$, $R_F = 2.5k\Omega$, $T_A = 25^\circ C$, unless otherwise noted.


PARAMETER	SYMBOL	CONDITIONS	OP-260GBC LIMITS	UNITS
Input Offset Voltage	V_{IOS}		5	mV MAX
Input Bias Current	I_{B+}	Noninverting Input	2	μA MAX
	I_{B-}	Inverting Input	10	
Input Bias Current Common Mode Rejection Ratio	$CMRR I_B$	Inverting Input $V_{CM} = +11V$	0.2	$\mu A/V$ MAX
Input Bias Current Power Supply Rejection Ratio	$PSRR I_{B-}$	Inverting Input Noninverting Input $V_S = \pm 9V$ to $\pm 18V$	0.2	$\mu A/V$ MAX
	$PSRR I_{B+}$		0.04	
Common Mode Rejection	CMR	$V_{CM} = \pm 11V$	50	dB MIN
Power Supply Rejection	PSR	$V_S = \pm 9V$ to $\pm 18V$	60	dB MIN
Open-Loop Transimpedance	R_T	$R_L = 1k\Omega$, $V_O = \pm 10V$	4	$M\Omega$ MIN
Input Voltage Range	IVR		± 11	V MIN
Output Voltage Swing	V_O	$R_L = 1k\Omega$ $I_{OUT} = \pm 20mA$	± 12	V MIN
			± 11	
Supply Current	I_{SY}	No Load, Both Amplifiers	10.5	mA MAX

NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


OP-260

TYPICAL ELECTRICAL CHARACTERISTICS




TYPICAL ELECTRICAL CHARACTERISTICS *Continued*


**SMALL-SIGNAL
-3dB BANDWIDTH
vs SUPPLY VOLTAGE**
 $A_V = +1$




PHASE SHIFT vs FREQUENCY
 $A_V = +1$




GAIN vs FREQUENCY
 $A_V = +2$




PHASE SHIFT vs FREQUENCY
 $A_V = +2$




GAIN vs FREQUENCY
 $A_V = +5$




PHASE SHIFT vs FREQUENCY
 $A_V = +5$




GAIN vs FREQUENCY
 $A_V = +10$



PHASE SHIFT vs FREQUENCY
 $A_V = +10$




GAIN vs FREQUENCY
 $A_V = +50$




OP-260

TYPICAL ELECTRICAL CHARACTERISTICS *Continued*


PHASE SHIFT vs FREQUENCY
 $A_V = +50$




GAIN vs FREQUENCY
 $A_V = +100$




PHASE SHIFT vs FREQUENCY
 $A_V = +100$




INPUT VOLTAGE NOISE DENSITY vs FREQUENCY




NONINVERTING INPUT CURRENT NOISE DENSITY vs FREQUENCY




INVERTING INPUT CURRENT NOISE DENSITY vs FREQUENCY




OUTPUT IMPEDANCE vs FREQUENCY






MAXIMUM OUTPUT SWING vs FREQUENCY



TOTAL SUPPLY CURRENT vs SUPPLY VOLTAGE



TYPICAL ELECTRICAL CHARACTERISTICS *Continued*



APPLICATIONS INFORMATION

CURRENT VERSUS VOLTAGE FEEDBACK AMPLIFIERS

The dual OP-260 employs a unique circuit topology that sets it apart from conventional op amps. By using a transimpedance amplifier configuration, the OP-260 provides substantial improvements in bandwidth and slew rate over voltage feedback op amps. Figure 1 compares models of these two different amplifier configurations.

A voltage feedback op amp multiplies the differential voltage at its inputs by its open-loop gain. The feedback loop forces the output to a voltage that, when divided by R_1 and R_2 , equalizes the input voltages. Unlike a voltage feedback op amp, which has high impedance inputs, the current feedback amplifier has a high and a low impedance input. The current feedback amplifier's input stage consists of a unity-gain voltage buffer

between the noninverting and inverting inputs. The inverting "input" is in reality a low impedance output. Current can flow into or out of the inverting input. A transimpedance stage follows the input buffer that converts the buffer output current into a linearly proportional amplifier output voltage.

The current feedback amplifier loop works in the following fashion (Figure 1b). As the noninverting input voltage rises, the inverting input follows and the buffer sources current through R_1 . This current, multiplied by the transimpedance stage, causes the amplifier's output voltage to rise until the current flowing into R_2 from the amplifier's output equalizes the current through R_1 , replacing the buffer's output current. At steady state, only a very small buffer output current must flow to sustain the proper output voltage. The ratio $(1 + R_2/R_1)$ determines the




FIGURE 1: The conventional op amp (a) can be modelled as a voltage-controlled voltage source. In contrast, the current feedback op amp (b), resembles a current-controlled voltage source.

OP-260

closed-loop gain of the circuit. The result is that when designing with current feedback amplifiers the familiar op amp assumptions can still be used for circuit analysis:

1. The voltage across the inputs equals zero.
2. The current into the inputs equals zero.

BANDWIDTH VERSUS GAIN

A unique feature of the current feedback amplifier design is that the closed-loop bandwidth remains relatively constant as a function of closed-loop gain. Voltage feedback op amps suffer from a bandwidth reduction as closed-loop gain increases, as quantified by the gain-bandwidth product (GBWP). This is illustrated in Figure 2 which shows the frequency response of the OP-260 for various closed-loop gains and the frequency response of a voltage feedback op amp with a gain-bandwidth product of 30MHz. The bandwidth of the OP-260 is much less dependent upon closed-loop gain than the voltage feedback op amp.




FIGURE 2: Frequency response of the OP-260 when connected in various closed-loop gains with $R_f = 2.5k\Omega$ and $R_L = 100\Omega$. Note that the frequency response of the OP-260 does not follow the asymptotic roll-off characteristic of a voltage feedback op-amp.

FEEDBACK RESISTANCE AND BANDWIDTH

The closed-loop frequency response of the OP-260 shown in Figure 2 applies for a fixed feedback resistor of $2.5k\Omega$. The frequency response of a current feedback amplifier is primarily dependent on the value of the feedback resistor. The design of the OP-260 has been optimized for a feedback resistance of $2.5k\Omega$. By holding the feedback resistor value constant, the $-3dB$ frequency point will also remain constant within a moderate range of closed-loop gain.




FIGURE 3: Simple frequency response model of the current feedback amplifier.

The model shown in Figure 3 can be used to determine the frequency response of a current feedback amplifier. With this model, the frequency response dependency on the value of the feedback resistance is easily seen.

From the model of Figure 3, nodal equations may be written for V_1 and V_2 .

$$V_1 = \frac{V_{IN} \left(\frac{R_2}{R_{INV}} \right) + V_{OUT}}{1 + \frac{R_2 + R_2}{R_1} \frac{R_2}{R_{INV}}}$$

$$V_2 = \frac{R_T}{1 + sR_T C_C} I_1$$

where $I_1 = \frac{V_{IN} - V_1}{R_{INV}} = V_1 \left(\frac{1}{R_1} + \frac{1}{R_2} \right) - \frac{V_{OUT}}{R_2}$, and $V_{OUT} = V_2$.

Combining these equations yields:

$$V_{OUT} = \left[\frac{V_{IN} \left(\frac{R_2}{R_{INV}} \right) + V_{OUT}}{1 + \frac{R_2 + R_2}{R_1} \frac{R_2}{R_{INV}}} \right] \left(\frac{1}{R_1} + \frac{1}{R_2} \right) - \frac{V_{OUT}}{R_2} \frac{R_T}{1 + sR_T C_C}$$

If the transimpedance of the amplifier, R_T , is $\gg R_2$ and R_{INV} , then the transfer function may be simplified to:

$$\frac{V_{OUT}}{V_{IN}} \approx \frac{1 + \frac{R_2}{R_1}}{1 + s \left[R_2 + \left(1 + \frac{R_2}{R_1} \right) R_{INV} \right] C_C}$$

OP-260

The transfer function shows that the dominant closed-loop pole is mainly dependent on the value of the feedback resistance, R_2 , and the internal compensation capacitor, C_C . For example, at unity gain, where R_1 is infinite, R_2 determines the -3dB frequency.

$$\frac{V_{OUT}}{V_{IN}} \approx \frac{1}{1 + sR_2C_C}$$

$$f_{-3dB} = \frac{1}{2\pi R_2C_C}$$

where $R_2 \gg R_{INV}$.

For higher gains, the -3dB frequency is determined by R_2 plus the output resistance of the buffer, R_{INV} (typically 100Ω), which is multiplied by the closed-loop gain. As the closed-loop gain increases, the multiplying effect on R_{INV} becomes dominant, causing the bandwidth to decrease. However, the closed-loop bandwidth of a current feedback amplifier still far exceeds that of a voltage feedback op amp for moderate values of gain.

Figure 4 shows the effect of the feedback resistance on the bandwidth of the OP-260 for various closed-loop gains.




FIGURE 4: Bandwidth will vary with feedback resistance. Peaking increases as the feedback resistance is decreased. $R_F = 2.5k\Omega$ is the recommended value. All graphs are normalized to 0dB.

OP-260




FIGURE 5: Simplified schematic of the OP-260 showing the three stages of the amplifier

SLEW RATE AND GAIN

The simplified schematic in Figure 5 shows the three stages of the OP-260. The input stage consists of a unity-gain emitter-follower amplifier. Q_5 and Q_6 form a class AB output stage at the inverting input which can source or sink current. The current flowing through the inverting input is sensed by the top current mirror, formed by Q_7 , Q_9 , and Q_{10} , or the bottom current mirror, formed by Q_8 , Q_{11} , and Q_{12} . When the buffer sources current to a load, current flows out of the inverting input, increasing Q_5 's collector current and causing more current to flow through Q_9 and Q_{15} . This increases the base drive to the output transistor Q_{17} . Simultaneously, the increased current in Q_9 drives Q_{13} which reduces base drive to the complementary output transistor Q_{18} . This push-pull action produces a very fast output slew rate. For a small voltage step, the OP-260's slew rate is dependent on the available current from the two current sources (I_A and I_B) that drive Q_5 and Q_6 .

To increase the slew rate, transistors Q_1 and Q_2 have been added to boost the base drive to Q_5 and Q_6 . In closed-loop gains below 10, a large input step will turn on Q_1 or Q_2 increasing the slew rate dramatically as illustrated in Figure 6.

AMPLIFIER NOISE PERFORMANCE

Simplified noise models of the OP-260 in the noninverting and inverting amplifier configurations are shown in Figure 7. All resistors are assumed to be noiseless.




FIGURE 6: Slew rate of the OP-260 is highest in gains below ± 10 .

For the noninverting amplifier, the equivalent input voltage noise, referred to the input, is:

$$E_n = \sqrt{(R_S i_{nn})^2 + e_n^2 + \frac{(R_2 i_{ni})^2}{(A_{VLC})^2}}$$




FIGURE 7: Simplified noise models for the OP-260 in noninverting (a) and inverting (b) gain.

where:

- E_N = total input referred noise
- e_n = amplifier voltage noise
- i_{nn} = noninverting input current noise
- i_{ni} = inverting input current noise
- R_S = source resistance
- A_{VCL} = closed loop gain = $1 + R_2/R_1$

For the inverting amplifier, the equivalent input voltage noise, referred to the input, is:

$$E_n = \sqrt{e_n^2 \left(\frac{1 + |A_{VCL}|}{|A_{VCL}|} \right)^2 + \frac{(R_2 i_{ni})^2}{(|A_{VCL}|)^2}}$$

assuming $R_S \ll R_1$, A_{VCL} = closed loop gain = $-R_2/R_1$.

Typical values @ 1kHz for the noise parameters of the OP-260 are:

- $e_n = 5.0nV/\sqrt{Hz}$
- $i_{nn} = 3.0pA/\sqrt{Hz}$
- $i_{ni} = 20.0pA/\sqrt{Hz}$

SHORT CIRCUIT PERFORMANCE

To avoid sacrificing bandwidth and slew rate performance the OP-260's output is **not** short circuit protected. Do not short the amplifier's output to ground or to the supplies. Also, the buffer output current should not exceed a value of $\pm 20mA$ peak or $\pm 7mA$ continuous.

POWER SUPPLY BYPASSING AND LAYOUT CONSIDERATIONS

Proper power supply bypassing is critical in all high-frequency circuit applications. For stable operation of the OP-260, the power supplies must maintain a low impedance-to-ground over an extremely wide bandwidth. This is most critical when driving a low resistance or large capacitance, since the current required to drive the load comes from the power supplies. A $10\mu F$ and

$0.1\mu F$ bypass capacitor are recommended for each supply, as shown in Figure 8, and will provide adequate high-frequency bypassing in most applications. The bypass capacitors should be placed at the supply pins of the OP-260. As with all high frequency amplifiers, circuit layout is a critical factor in obtaining optimum performance from the OP-260. Proper high frequency layout reduces unwanted signal coupling in the circuit. When breadboarding a high frequency circuit, use direct point-to-point wiring, keeping all lead lengths as short as possible. Do not use wire-wrap boards or "plug-in" prototyping boards.

During PC board layout, keep all lead lengths and traces as short as possible to minimize inductance. The feedback and gain-setting resistors should be as close as possible to the inverting input to reduce stray capacitance at that point. To further reduce stray capacitance, remove the ground plane from the area around the inputs of the OP-260. Elsewhere, the use of a solid unbroken ground plane will insure a good high-frequency ground.




FIGURE 8: Proper power supplying bypassing is required to obtain optimum performance with the OP-260.

OP-260

APPLICATIONS

NONINVERTING AMPLIFIER

The OP-260 can be used as a voltage-follower or noninverting amplifier as shown in Figure 9. A current feedback amplifier in this configuration yields the same transfer function as a voltage feedback op amp:

$$\frac{V_{OUT}}{V_{IN}} = 1 + \frac{R_2}{R_1}$$

Remember to use a 2.5kΩ feedback resistor in voltage-follower application.

In noninverting applications, stray capacitance at the inverting input of a current feedback amplifier will cause peaking which will increase as the closed-loop gain decreases. The gain setting resistor, R₁, is in parallel with this stray capacitance creating a zero in the closed-loop response. For large noninverting gains, R₁ is small, creating a very high frequency open-loop pole which has limited effect on the closed-loop response. As the noninverting gain is decreased, R₁ becomes larger and the stray zero becomes lower in frequency, having a much greater effect on the closed-loop response. To reduce peaking at low noninverting gains, place a series resistor, R_C, in series with the noninverting input as shown in Figure 9. This resistor combines with the stray capacitance at the noninverting input to form a low-pass filter that will reduce the peaking. The value of R_C should be determined experimentally in the actual PCB layout. Less peaking will occur in inverting gain configurations since the inverting input is a virtual ground which forces a constant voltage across the stray capacitance.




FIGURE 9: The OP-260 as a voltage follower or noninverting amplifier.

A common practice to stabilize voltage feedback op amps is to use a capacitor across the feedback resistance. This creates a zero in the voltage feedback amplifier response to offset the loss of phase margin due to a parasitic pole. In current feedback amplifiers, this technique will cause the amplifier to become unstable because the closed-loop bandwidth will increase beyond the stable operating frequency. For the same reason, current feedback amplifiers will not be stable in integrator applications.

The OP-260 is also capable of operation as an inverting amplifier (see Figure 10). The transfer function of this circuit is identical to that using a voltage feedback op amp:

INVERTING AMPLIFIER

The OP-260 is also capable of operation as an inverting amplifier (see Figure 10). The transfer function of this circuit is identical to that using a voltage feedback op amp:

$$\frac{V_{OUT}}{V_{IN}} = -\frac{R_2}{R_1}$$

An optional offset voltage trim is shown in Figure 11.

AUTOMATIC GAIN CONTROL AMPLIFIER

One of the shortcomings of using voltage feedback op amps in an Automatic-Gain-Control amplifier is that its bandwidth drops off rapidly as gain increases, limiting the useful bandwidth. However, for current feedback amplifiers, bandwidth is relatively independent of gain.




FIGURE 10: The OP-260 as an inverting amplifier.




FIGURE 11: Optional offset voltage trim circuit for the OP-260.




FIGURE 12: The OP-260 eliminates the problem of variable bandwidth in AGC amplifiers using voltage feedback op amps.

eliminating this problem. Figure 12 shows a simple AGC amplifier design using the OP-260. Amplifier A_{1a} is used as the gain stage. Its output is rectified by the second amplifier A_{1b}. If the output voltage swings more negative, diode D₂ forward biases and D₁ reverse biases, closing the loop on amplifier A_{1b}. A positive voltage appears on the anode of D₂; but, if the output voltage swings positive, D₂ reverse biases and D₁ forward biases, keeping the loop closed on A_{1b}. This prevents the amplifier from saturating to the negative rail. The result is an accurate positive rectification of the output signal.

The output of the rectifier is then compared with a reference current set up by the 604kΩ resistor which is biased to -15V. The output of the error amplifier A₂ will drive the FET (Q₁) to the proper voltage necessary to achieve a zero voltage at the inverting input of A₂. If there is insufficient signal, the error amplifier will detect an imbalance. This causes the error amp to drive more positive, turning FET

Q₁ on harder, reducing the channel resistance and increasing the gain. Figure 13 shows the pulse response of the AGC amplifier. The AGC loop maintains a constant peak output amplitude for a square wave input signal range of ±20mV_{p-p} to ±6.0V_{p-p}.

LOW PHASE ERROR AMPLIFIER

The simple amplifier depicted in Figure 14 utilizes the monolithic dual OP-260 and a few resistors to substantially reduce phase error over a wide frequency range compared to conventional amplifier




FIGURE 13: Pulse response of the AGC amplifier at (a) low level input signal, and (b) large input signal.




FIGURE 14: Active feedback allows cancellation of the dominant pole, therefore reducing the phase shift significantly.

OP-260

designs. This technique relies on the matched frequency characteristics of the two current feedback amplifiers in the OP-260. Referring to the circuit, notice that each amplifier has the same feedback resistor network, corresponding to a gain of 100. Since these two amplifiers are set at equal gain and are matched due to the monolithic construction of the OP-260, they will have an identical frequency response. A pole in the feedback loop of an amplifier becomes a zero in the closed loop response. With one amplifier in the feedback loop of the other, the pole and zero are at the same frequency, thus cancelling and reducing low phase error. Figure 15 shows that the low phase error amplifier at a gain of 100 exhibits 1° of phase error up to a frequency of 1MHz. For a single voltage feedback op amp to match this performance, it would require a gain-bandwidth product exceeding 10GHz!




FIGURE 15: Phase response of the ultra-low phase error amplifier compared to that of a single current feedback amplifier. Note that there is only one degree of phase error over a 1MHz bandwidth at a gain of 100.

HIGH-SPEED INSTRUMENTATION AMPLIFIER

The circuit of Figure 16 is a high-speed instrumentation amplifier constructed with a single OP-260. Gain of the amplifier is set by resistor R_G according to the following formula:

$$\frac{V_{OUT}}{V_{IN}} = \frac{10k\Omega}{R_G} + 2.$$

The advantages of the two op amp instrumentation amplifier is that the errors in the individual amplifiers tend to cancel one another. Common-mode rejection is limited by the matching of resistors R_1 to R_4 . For the best CMR performance, these resistors should be matched to 0.01% or a CMR trim can be performed on R_1 . A CMRR of 90dB (measured at 60Hz) is achievable at all gains. Input offset

voltage of the instrumentation amplifier is determined by the V_{IOs} matching of the OP-260, which is typically under 0.5mV.

Figure 17 shows the relationship between gain and bandwidth for the instrumentation amplifier. Reducing resistors R_1 to R_4 to 2.5kΩ increases the bandwidth but makes circuit performance more dependent on board layout.




FIGURE 16: High Speed Instrumentation Amplifier




FIGURE 17: Bandwidth versus gain for the high speed instrumentation amplifier.

* PSpice is a registered trademark of MicroSim Corporation.

** HSpice is a tradename of Meta-Software, Inc.

OP-260 SPICE MACRO-MODEL

Figure 18 shows the SPICE macro-model for the OP-260 dual, high-speed, current feedback operational amplifier. This model was tested with, and is compatible with PSpice* and HSpice**. The schematic and net-list are included here so that the model can easily be used. This model uses a unique current feedback topology to accurately model both the AC and DC characteristics of the OP-260. In addition, this model can accommodate any number of poles and zeros to further shape the AC response.

This model consists of one of the op amps in the dual OP-260 package. To use this model as a dual, just call up the model twice and specify the same power supplies for each op amp. The OP-260 SPICE macro-model uses four BJT transistors to create the input buffer just as the actual device does. However, the rest of the model contains only ideal linear elements and ideal diodes to model the OP-260's behavior. Using only four transistors reduces simulation time and simplifies model development. It simulates important DC parameters such as V_{OS} , I_B , CMR, V_O and I_{SY} . AC parameters such as slew rate, open-loop transimpedance and phase response and CMR changes with frequency are also simulated by the model. In addition, the model includes the change in input bias current with varying common-mode and power supply voltages. Both output swing and supply current are accurately modelled.

To keep the OP-260 model as simple as possible and thus save computer and development time, not all features of the op amp were modelled as listed below:

- PSR
- Crosstalk
- Varying slew rate with closed-loop gain
- No limits on power supply voltages
- Maximum input voltage range
- Temperature effects (i.e., model parameters are assumed at 25°C)
- Input noise voltage and current sources
- Parameter variations for Monte Carlo analysis (i.e., all parameters are typical only)

These parameters are considered second-order effects and are not considered necessary for circuit simulation under normal operating conditions. However, users can easily add these functions as needed.

OBVIOUSLY SOLELY

* PSpice is a registered trademark of MicroSim Corporation.

** HSpice is a trademark of Meta-Software, Inc.

OP-260




FIGURE 18: OP-260 Macro-Model Schematic

OP-260

OP-260 MACRO-MODEL ©PMI 1989

* SUBCKT OP-260 1 2 24 99 50

* INPUT STAGE

R1 99 8 4K
 R2 10 50 4K
 V1 99 9 1.1
 D1 9 8 DX
 V2 11 50 1.1
 D2 10 11 DX
 I1 99 5 150U
 I2 4 50 150U
 Q1 50 3 5 QP
 Q2 99 3 4 QN
 Q3 8 6 2 QN
 Q4 10 7 2 QN
 R3 5 6 14.3K
 R4 4 7 14.3K
 C1 99 6 0.133P
 C2 50 7 0.133P

* INPUT ERROR SOURCES

GB1 99 2 POLY(1) 1 18 5E-6 4E-8
 IB1 99 1 2E-7
 VOS 3 1 1E-3
 CS1 99 2 0.8E-12
 CS2 50 2 0.8E-12

* GAIN STAGE & DOMINANT POLE

R5 12 99 10E6
 R6 12 50 10E6
 C3 12 99 0.6P
 C4 12 50 0.6P
 G1 99 12 POLY(1) 99 8 4E-3 0.25E-3
 G2 12 50 POLY(1) 10 50 4E-3 0.25E-3
 V3 99 13 2.2
 V4 14 50 2.2
 D3 12 13 DX
 D4 14 12 DX

* POLE AT 64 MHz

R7 15 99 1E6
 R8 15 50 1E6
 C5 15 99 2.5E-15
 C6 15 50 2.5E-15
 G3 99 15 12 18 1E-6
 G4 15 50 18 12 1E-6

* POLE AT 72 MHz

R9 16 99 1E6
 R10 16 50 1E6
 C7 16 99 2.2E-15
 C8 16 50 2.2E-15
 G5 99 16 15 18 1E-6
 G6 16 50 18 15 1E-6

* POLE AT 80 MHz

R11 17 99 1E6
 R12 17 50 1E6
 C9 17 99 2E-15
 C10 17 50 2E-15
 G7 99 17 16 18 1E-6
 G8 17 50 18 16 1E-6

* OUTPUT STAGE

R13 18 99 3.333E3
 R14 18 50 3.333E3
 R15 23 99 150
 R16 23 50 150
 L1 23 24 1.5E-8
 CF1 24 2 1.8P
 G9 21 50 17 23 6.66667E-3
 G10 22 50 23 17 6.66667E-3
 G11 23 99 99 17 6.66667E-3
 G12 50 23 17 50 6.66667E-3
 V5 19 23 1.55
 V6 23 20 1.55
 D5 17 19 DX
 D6 20 17 DX
 D7 99 21 DX
 D8 99 22 DX
 D9 50 21 DY
 D10 50 22 DY

* MODELS USED

.MODEL QN NPN (BF = 1E9 IS = 1E-15 VAF = 150)
 .MODEL QP PNP (BF = 1E9 IS = 1E-15 VAF = 150)
 .MODEL DX D (IS = 1E-15)
 .MODEL DY D (IS = 1E-15 BV = 50)
 .ENDS OP-260




FIGURE 19: OP-260 SPICE Net-List