SEMICONDUCTOR

FAIRCHILD

ML4426*

Bi-directional Sensorless BLDC Motor Controller

GENERAL DESCRIPTION

The ML4426 PWM motor controller provides all of the functions necessary for starting and controlling the speed of delta or wye wound Brushless DC (BLDC) motors without Hall Effect sensors. Back EMF voltage is sensed from the motor windings to determine the proper commutation phase sequence using a PLL. This patented sensing technique will commutate a wide range of 3-Phase BLDC motors and is insensitive to PWM noise and motor snubbing circuitry.

The ML4426 limits the motor current using a constant offtime PWM control loop. The velocity loop is controlled with an onboard amplifier. The ML4426 has circuitry to ensure that there is no shoot-through in directly driven external power MOSFETs.

The timing of the start-up sequence is determined by the selection of three timing capacitors. This allows optimization for a wide range of motors and loads.

FEATURES

- Motor starts and stops with power to IC
- Bi-directional motor drive for applications requiring forward/ reverse operation
- On-board start sequence: Align ◆ Ramp ◆ Set Speed
- Patented Back-EMF commutation technique provides jitterless torque for minimum "spin-up" time
- Onboard speed control loop
- PLL used for commutation provides noise immunity from PWM spikes, compared to noise sensitive zero crossing technique
- PWM control for maximum efficiency
- Direct FET drive for 12V motors; drives high voltage motors with IC buffers from IR, IXYS, Harris, Power Integrations, Siliconix, etc.

17 19 21 - - - - --20-VDD SPEED CVCO CAT CRT C_{RR} **RVCO** VDD FR \oplus 750nA 750nA (FB A 22 | FB B | -VDD VCO/TACH 500nA (23 BACK VOLTAGE FB C EMF CONTROLLED 13 24 AMPLER OSCILLATOR vco OUT vco R OUT F/R 12 COMMUTATION STATE MACHINE ൎഁൕ 8 HA 3.9V 2 SPEED SET D HB 3 5 GATING ן תַּ HC SPEED COMP ¥ LOGIC 4 1.7V LA OUTPUT 9 Ст imes 56 1.4V DRIVERS LB ILIMIT 10 V_{REF} ¥ 20kHz UVLO LC VDD 1.7V11 16kΩ **Š** ISENSE UV FAULT 1 4kΩ REFERENCE 8kΩ BRAKE GND RREF CIOS VDD VREF 26 25 14 28 27

(* Indicates Part Is End Of Life As Of July 1, 2000)

BLOCK DIAGRAM (Pin Configuration Shown for 28 Pin Version)

PIN CONFIGURATION

ML4426 28-Pin Narrow PDIP (P28N) 28-Pin SOIC (S28) 28 GND ISENSE HA 2 27 R_{REF} ΗB 3 26 CIOS 25 BRAKE ΗC 4 SPEED COMP 24 FB C 5 CT 6 23 FB B V_{REF} 7 22 FB A SPEED SET 8 21 C_{RR} LA 9 20 SPEED FB LB 10 19 C_{RT} LC []11 18 UV FAULT F/R 12 17 C_{AT} VCO/TACH 13 16 R_{VCO} VDD 14 15 CVCO **TOP VIEW**



PIN DESCRIPTION (Pin number in parenthesis is for TQFP package)

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1(30)	I _{sense}	Motor current sense input. When I_{SENSE} exceeds $0.2 \leftrightarrow I_{LIMIT}$, the output drivers LA, LB, and LC are shut off for a fixed time	17(17)	C _{AT}	A capacitor to GND sets the time that the controller stays in the align mode
		determined by C _{IOS}	18(18)	UV FAULT	This output goes low when V_{DD}
2(31)	HA	Active low output driver for the phase A high-side switch			and indicates that all output drivers have been disabled
3(32)	HB	Active low output driver for the phase B high-side switch	19(19)	C _{RT}	A capacitor to GND sets the time that the controller stays in the ramp mode
4(1)	HC	Active low output driver for the phase C high-side switch	20(20)	SPEED FB	Output of the back-EMF sampling
5(3)	SPEED COMP	Speed control loop compensation is set by a series resistor and capacitor from SPEED COMP to GND			Circuit and input to the VCO. An RC network connected to SPEED FB sets the compensation for the PLL loop formed by the back-EMF sampling circuit, the VCO, and
6(4)	CT	A capacitor from C _T to GND sets			the commutation state machine
7(5)	V _{REF}	6.9V reference voltage output	21(21)	C _{RR}	A capacitor to between C _{RR} and SPEED FB sets the ramp rate (acceleration) of the motor when
8(6)	SPEED SET	Speed loop input which ranges			the controller is in ramp mode
		from 0 (stopped) to V _{REF} (maximum speed)	22(22)	FB A	The motor feedback voltage from phase A is monitored through a
9(7)	LA	Active high output driver for the phase A low-side switch			resistor divider for back-EMF sensing at this pin
10(8)	LB	Active high output driver for the phase B low-side switch	23(23)	FB B	The motor feedback voltage from phase B is monitored through a resistor divider for back-EMF
11(9)	LC	Active high output driver for the phase C low-side switch			sensing at this pin
12(10)	F/R	This TTL level input selects the direction of the motor by changing the sequence of the commutation state machine	24(24)	FB C	The motor feedback voltage from phase C is monitored through a resistor divider for back-EMF sensing at this pin
13(11)	VCO/TACH	This TTL level output corresponds to the signal used to clock the commutation state machine. The	25(25)	BRAKE	A logic low input activates motor braking by shutting off the high- side output drivers and turning on the low-side output drivers
		output frequency is proportional to the motor speed when the back- EMF sensing loop is locked onto the rotor position	26(26)	C _{IOS}	A capacitor to GND sets the time that the low-side output drivers remain off after I _{SENSE} exceeds its threshold
14(12)	V_{DD}	12V power supply input	27(27)	D	Ap 127kO register to CND sets a
15(15)	C _{VCO}	A capacitor to GND sets the voltage-to-frequency ratio of the VCO	27 (27)	NREF .	current proportional to V_{REF} that is used to set all the internal bias currents except for the VCO
16(16)	R _{VCO}	An resistor to GND sets up a current proportional to the input voltage of the VCO	28(28)	GND	Signal and power ground

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Thermal Resistance (θ_{IA})	
28-Pin Narrow PDIP [´]	48ºC/W
28-Pin SOIC	75ºC/W
32-Pin TQFP	80ºC/W

OPERATING CONDITIONS

Temperature Range	
ML4426CX	
ML4426IX	40ºC to 85ºC
V _{DD}	
66	

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{DD} = 12V \pm 10\%$, $R_{SENSE} = 1\Omega$, $C_{VCO} = 10$ nF, $C_{IOS} = 100$ pF, $R_{REF} = 137$ k Ω , $T_A = Operating Temperature Range (Notes 1, 2)$

SYMBOL	PARAMETER	PARAMETER CONDITIONS		MIN	ТҮР	MAX	UNITS
REFERENC	CE CE						
V _{REF}	Total Variation	Line, Temp		6.5	6.9	7.5	V
PWM OSC	CILLATOR						
	Total Variation	C _T = 1nF			28		kHz
	Ramp Peak				3.9		V
	Ramp Valley				1.7		V
	Ramp Charging Current				?		μΑ
SPEED CO	NTROL LOOP						
	SPEED SET Input Voltage Range			0		V _{REF}	V
	SPEED FB Input Voltage Range			0		V _{REF}	V
	SPEED COMP Output Current			±5		±20	μΑ
	SPEED SET Error Amp Transconductance	$V_{SPEED SET} = xV, V_{SPEED FE}$	$_3 = yV$		144		μ
START-UP	,						
	C _{AT} Charging Current		C Suffix	0.68		0.98	μΑ
			I Suffix	0.5		1.1	μΑ
	C _{AT} Threshold Voltage			1.4		1.7	V
	C _{RT} Charging Current		C Suffix	0.68		0.98	μΑ
			I Suffix	0.5		1.1	μΑ
	C _{RT} Threshold Voltage			1.4		1.7	V
VOLTAGE	CONTROLLED OSCILLATOR						
	Frequency Range	$R_{VCO} = 5V$, SPEED FB = 6	V	1.5	1.85	2.2	kHz
	Frequency vs. SPEED FB	$R_{VCO} = 5V, 0.5V \le SPEED$	$FB \le 7V$		300		Hz/V
CURRENT	LIMIT						
	I _{SENSE} Gain			4.5	5.0	5.5	V/V
	One Shot OFF-Time	$C_{IOS} = 100 pF$	C Suffix	9		18	μs
			I Suffix	9		20	μs

ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITIO	NS	MIN	ТҮР	MAX	UNITS
LOGIC IN	PUTS (BRAKE, F/R) (Note 3)						
VIH	Input High Voltage			2			V
V _{IL}	Input Low Voltage					0.8	V
I _{IH}	Input High Current	$V_{IH} = 2.4V$			2.4		mA
IIL	Input Low Current	$V_{IL} = 0.4V$			2.9		mA
LOGIC OL	JTPUTS (VCO/TACH, UV FAULT) (Note 3)					
	VCO/TACH Output High Voltage	$I_{OUT} = -100 \mu A$		2.2			V
	VCO/TACH Output Low Voltage	$I_{OUT} = 400 \mu A$				0.6	V
	UV FAULT Output High Voltage	$I_{OUT} = -10\mu A$	C Suffix	3.4	4.5	5.4	V
			I Suffix	3.2		5.6	V
	UV FAULT Output Low Voltage	$I_{OUT} = 400 \mu A$				0.6	V
BACK-EMF	SAMPLER						
	SPEED FB Align Mode Voltage				125	250	mV
	SPEED FB Ramp Mode Current		C Suffix	500		720	nA
			I Suffix	500		750	nA
	SPEED FB Run Mode Current	State A, $C_{RT} = 5V$,	C Suffix	30		90	μΑ
		$V_{PHB} = V_{DD}/3$	I Suffix	27		90	μΑ
		State A, $C_{RT} = 5V$, V_{PH}	$_{\rm IB} = V_{\rm DD}/2$	-15		15	μΑ
		State A, $C_{RT} = 5V$,	C Suffix	-90		-30	μΑ
		$V_{PHB} = 2 \leftrightarrow V_{DD}/3$	I Suffix	-90		-27	μΑ
OUTPUT	DRIVERS						
	High Side Driver Output Low Current	$V_{\overline{HX}} = 2V$		0.5		1.2	mA
	High Side Driver Output High Voltage	$I_{\overline{HX}} = -10\mu A$		V _{CC} – 1.3			V
	Low Side Driver Output Low Voltage	$I_{LX} = 1 mA$			0.2	0.7	V
	Low Side Driver Output High Voltage	$V(I_{SENSE}) = 0V$	C Suffix	V _{DD} – 2.2			V
			I Suffix	V _{DD} – 2.9			V
	Phase C Cross-conduction Lockout Three	shold		١	/ _{DD} – 3.0		V
SUPPLY							
I _{DD}	V _{DD} Current				32	50	mA
	UVLO Threshold		C Suffix	8.8	9.5	10.2	V
			l Suffix	8.6		10.3	V
	UVLO Hysteresis				150		mV

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions.

Note 2: For explanation of states, see Figure 4 and Table 1.

Note 3: The BRAKE and \overline{UV} FAULT pins each have an internal $4k\Omega$ resistor to the internal reference.

FUNCTIONAL DESCRIPTION

GENERAL

The ML4426 provides all the circuitry for sensorless speed control of 3-phase Brushless DC (BLDC) motors. Controller functions include start-up circuitry, back-EMF commutation control, Pulse Width Modulation (PWM) speed control, fixed OFF-time current limiting, braking, and undervoltage protection.

The start-up circuitry aligns the motor to a known position, then ramps up the motor speed to generate a back-EMF signal. A back-EMF sampling circuit controls commutation timing by forming a Phase Locked Loop (PLL). The commutation control circuitry also outputs a speed feedback (SPEED FB) signal used in the speed control loop. The speed control loop consists of an error amplifier and PWM comparator that produce a PWM duty cycle for speed regulation. Motor current is limited by a fixed OFF-time PWM shutdown comparator that is controlled by an external sense resistor. Commutation control, PWM speed control, and current limiting are combined to produce the output driver signals. Six output drivers are used to provide gating signals to an external 3 phase bridge power stage sized for the BLDC motor voltage and current requirements. Additional functions include a braking function and undervoltage protection circuit to shut down the output drivers in the event of a low voltage condition on V_{DD} of the ML4426.

COMPONENT SELECTION

Selecting external components for the ML4426 requires calculations based on the motor's electrical and mechanical parameters. The following is a list of the motor parameters needed for these calculations :

DC motor supply voltage – V_{MOTOR} (V)

Maximum operating current – I_{MAX} (A)

Number of magnetic poles – N

Back EMF constant - Ke (V-s/Rad)

Motor torque constant – K_t (Nm/A) ($K_t = K_e$ in SI units)

Maximum speed of operation RPM_{MAX} (RPM)

Moment of inertia of the motor and load - J (Kg-m²)

Viscous damping factor of the motor and load – ζ

If one or more of the above values is not known, it is still possible to pick components for the ML4426, but some experimentation may be necessary to determine the optimal values. All quantities are in SI units unless otherwise specified. The following formulas should be considered as a starting point for optimization. All calculations for capacitors and resistors should be used as the first approximation for selecting the closest standard value.

POWER SUPPLY AND REFERENCE

The supply voltage (V_{DD}) is nominally 12V ±10%. A 100nF bypass capacitor to ground should be placed as close as possible to V_{DD}. A 6.9V voltage reference output (V_{REF}) is provided to set the speed command and current limit of the ML4426. A 137k Ω from R_{REF} to GND is required to set up a reference current for internal functions.

OUTPUT DRIVERS

The output drivers LA, LB, LC, HA, HB, and HC provide totem pole output drive signals for a 3 phase bridge power stage. All control functions in the ML4426 translate to outputs at these pins. LA, LB, and LC provide the low-side drive signals for phases A, B, and C of the 3 phase power stage and are 12V active high signals. HA, HB, and HC provide the high-side signals and are 12V active low signals.



Figure 1. Using R_{SENSE} in a 3-Phase 12V Power Stage

CURRENT LIMITING IN THE POWER STAGE

The current sense resistor (R_{SENSE}) shown in Figure 1 regulates the maximum current in the power stage and the BLDC motor. Current regulation is accomplished by shutting off the output drivers LA, LB, and LC for a fixed amount of time if the voltage across R_{SENSE} exceeds the current limit threshold.

RSENSE

The function of R_{SENSE} is to provide a voltage proportional to the motor current to set the current limit trip point. The default trip voltage across R_{SENSE} is 460mV, set by the internal I_{LIMIT} divider ratio. The current sense resistor should be a low inductance resistor such as a carbon composition. For resistors in the milliohms range, wire-wound resistors tend to have low values of inductance. R_{SENSE} should be sized to handle the power dissipation (I_{MAX²} × R_{SENSE}).

I_{SENSE} Filter

The I_{SENSE} RC lowpass filter is placed in series with the current sense signal as shown in Figure 2. The purpose of this filter is to remove the diode reverse recovery shootthrough current. This current causes a voltage spike on the leading edge of the current sense signal which may falsely trigger the current limit. The current sense voltage waveform is shown before and after filtering in Figure 3. The recommended starting values for this circuit are R = 1k Ω and C = 330pF. This gives a time constant of 330ns, and will filter out spikes of shorter duration. C can be increased to as much as 2.2nF, but should not exceed a time constant of more than a few microseconds.

CIOS

When I_{SENSE} exceeds 0.2 × I_{LIMIT}, the current limit oneshot is activated, turning off LA, LB, and LC for a fixed amount of time (t_{OFF}). t_{OFF} is set by the amount of capacitance connected to C_{IOS}. C_{IOS} is usually set for a fixed off time equal to or less than the PWM period. For a 25kHz PWM frequency, the PWM period is 40µs; t_{OFF} should be between 20µs and 40µs. The lower limit of t_{OFF} is dictated by the minimum on time of the power stage; a safe approximation is 5µs or less. The equation for finding the C_{IOS} capacitance value is as follows:

$$C_{\rm OS} = \frac{t_{\rm OFF} \times 50 \mu A}{2.4 \rm V} \tag{1}$$

COMMUTATION CONTROL

A 3-phase BLDC motor requires electronic commutation to achieve rotational motion. Electronic commutation requires the switching on and off of the power switches of a 3-phase half bridge. For torque production to be achieved in one direction, the commutation is dictated by the rotor position. Electronic commutation in the ML4426 is achieved by turning on and off, in the proper sequence,



Figure 2. Current Sense Circuitry



Figure 3. Current Sense Resistor Waveforms (a) Without Filtering, and (b) With Filtering

one N output from one phase and one P output from another phase. There are six combinations of N and P outputs (six switching states) that constitute a full commutation cycle. These combinations are illustrated in Table 1 and Figure 4, and are labeled states A through F. This sequence is programmed into the commutation state machine. Clocking of the commutation state machine is provided by a voltage controlled oscillator (VCO).

Forward/Reverse Control

The commutation sequence is reversed by pulling the F/\overline{R} pin to GND. This allows the motor to operate in the opposite direction. This pin should change state only when the motor is at rest. Either remove and restore power to the ML4426, or pull the BRAKE pin and C_{AT} pin to 0V to stop the motor prior to changing the voltage on F/\overline{R} . Either method resets the internal commutation state machine, and initiates a new start-up sequence.

	OUTPUTS						INPUT
STATE	LA	LB	LC	HA	НВ	НС	SAMPLING
R	OFF	ON	OFF	ON	OFF	ON	N/A
A	OFF	OFF	ON	ON	OFF	OFF	FB B
В	OFF	OFF	ON	OFF	ON	OFF	FB A
С	ON	OFF	OFF	OFF	ON	OFF	FB C
D	ON	OFF	OFF	OFF	OFF	ON	FB B
E	OFF	ON	OFF	OFF	OFF	ON	FB A
F	OFF	ON	OFF	ON	OFF	OFF	FB C

Table 1. Commutation State Functions (Forward Direction)



Figure 4. Output Commutation Sequence Timing Diagram (Forward Direction) Cycle 1 - Full Commutation, Cycle 2 - Commutation with 50% PWM Duty Cycle

FUNCTIONAL DESCRIPTION (Continued)

Voltage Controlled Oscillator (VCO)

The VCO provides a TTL compatible clock output on the VCO/TACH pin proportional to the VCO input voltage at the SPEED FB pin. The proportion of frequency to voltage (VCO constant, K_v) is set by an 80.6k Ω resistor on R_{VCO} and a capacitor on C_{VCO} as shown in Figure 5. R_{VCO} sets up a current proportional the VCO input voltage at SPEED FB. This current is used to charge and discharge C_{VCO} between the threshold voltages of 2.3V and 4.3V. The resulting triangle wave on C_{VCO} corresponds to the clock on VCO. K_v should be set so that the VCO output

frequency corresponds to the maximum commutation frequency or maximum motor speed when the VCO input is equal to or slightly less than V_{REF} . C_{VCO} is calculated using the following equation:

$$C_{VCO} = \frac{6.5V \times 3.101 \times 10^{-6} \frac{\text{Hz} \cdot \text{Farad}}{V}}{0.05 \frac{\text{Hz}}{\text{RPM}} \times \text{N} \times \text{SPEED}_{MAX}}$$
(2)

The closest standard value that is equal to or less than the calculated C_{VCO} should be used.

The maximum frequency on the VCO pin is found by:

$$f_{MAX} = 0.05 \times N \times RPM_{MAX}$$
(3)

The voltage at the VCO/TACH pin is equal to the rotor speed. The voltage at SPEED FB is controlled by the back EMF sampler.

BACK EMF SAMPLER

The input to the voltage controlled oscillator is the back EMF sampler. The back EMF sense pins FB A, FB B, and FB C inputs to the back EMF sampler require a signal from the motor phase leads that is below the V_{DD} of the ML4426. The phase sense input impedance is $8k\Omega$. This requires a series resistor RES1 from the motor phase lead as shown in Figure 6 based on the following equation:

$$RES1 = 670\Omega / V \times (V_{MOTOR} - 10V)$$
⁽⁴⁾

The back EMF sampler takes the motor phase voltages divided down to signals that are less than V_{DD} (12V nominal) and calculates the neutral point of the motor by the following equation:

$$Neutral = \frac{PH1 + PH2 + PH3}{3}$$
(5)

This allows the ML4426 to compare the back EMF signal to the motor's neutral point without the need for bringing out an extra wire on a WYE wound motor. For DELTA wound motors there is no physical neutral to bring out, so this reference point must be calculated in any case.

The back EMF sampler measures the motor phase that is not driven (i.e. if LA and HB are on, then phase A is driven low, phase B is driven high, and phase C is





sampled). The sampled phase provides a back EMF signal that is compared against the neutral of the motor. The sampler is controlled by the commutation state machine. The sampled back EMF is compared to the neutral through an error amplifier. The output of the error amplifier outputs a charging or discharging current to SPEED FB, which provides the control voltage to the VCO.



Figure 6. Back EMF Sampler Detailed Block Diagram

BACK EMF SENSING PLL COMMUTATION CONTROL

Three blocks form a phase locked loop that locks the commutation clock onto the back EMF signal: the commutation state machine, the voltage controlled oscillator, and the back EMF sampler. The complete phase locked loop is illustrated in Figure 7. The phased locked loop requires a lead lag filter that is set by external components on SPEED FB. The components are selected as follows:

1

$$C_{\text{SPEEDFB1}} = 0.25 \times \frac{K_{\text{O1}}}{\sqrt{M}} \times \left(\frac{N_{\text{S}}^2}{\left(\ln \left(\frac{d}{100} \right)^2 \times f_{\text{VCO}}^2 \right)} \right)$$
(6a)

$$R_{\text{SPEEDFB}} = 2 \times M \times \ln\left(\frac{d}{100}\right) \times \frac{f_{\text{VCO}}}{N_{\text{S}} \times K_{\text{O1}} \times (1-M)}$$
(6b)

$$C_{\text{SPEEDFB2}} = C_{\text{SPEEDFB1}} \times (M - 1) \tag{6c}$$

START-UP SEQUENCE

When power is first applied to the ML4426 and the motor is at rest, the back EMF is equal to zero. The motor needs to be rotating for the back EMF sampler to lock onto the rotor position and commutate the motor. The ML4426 uses an open loop start-up technique to bring the rotor from rest up to a speed fast enough to allow back EMF sensing. Start-up is comprised of three modes: align mode, ramp mode, and run mode.

Align Mode (RESET)

Before the motor can be started, the rotor must be in a known position. When power is first applied to the ML4426, the controller is reset into the align mode. Align mode turns on the output drivers LB, HA, and HC which aligns the motor into a position 30 electrical degrees before the center of the first commutation state. This is shown as state R in the commutation states of Table 1. Align mode must last long enough to allow the motor and its load to settle into this position. The align mode time is set by a capacitor connected to the C_{AT} pin as shown in Figure 8. C_{AT} is charged by a constant 750µA current from GND to 1.5 V until the align comparator trips to end the align mode. A starting point for C_{AT} is calculated as follows:

$$C_{AT} = \frac{t_{S} \times 7.5 \times 10^{-7} \times amp}{1.5V}$$
(7)

If the align time is not long enough to allow the rotor to settle for reliable starting, then increase C_{AT} until the desired performance is achieved.



Figure 7. Back EMF Commutation Phase Locked Loop

Ramp Mode

At the end of align mode the controller goes into ramp mode. Ramp mode starts commutating through the states A through F as shown in Table 1. This ramps up the commutation frequency, and therefore the motor speed, for a fixed length of time. This allows the motor to reach a sufficient speed for the back EMF sampler to lock commutation onto the motor's back EMF. The amount of time the ML4426 stays in ramp mode is determined by a capacitor connected to the C_{RT} pin as shown in Figure 8. C_{RT} is charged by a constant 750µA current from GND to 1.5 V until the ramp comparator trips to end the ramp mode. This gives a fixed ramp time. C_{RT} is calculated as follows:

$$C_{RT} = \frac{2\pi \times J \times 5 \times 10^{-7} \times amp \times K_V}{I_{MAX} \times K_t \times 3 \times N}$$
(8)

The rate at which the ML4426 ramps up the motor speed is determined by a fixed 500 μ A current source on the SPEED FB pin. The current sources charges up the PLL filter components causing the VCO frequency to ramp up. During ramp mode, the back EMF sampler is disabled to allow control of the ramping to be set only by the 500 μ A current source. The ramp based on the SPEED FB filter is generally too fast for the motor to keep up, so a capacitor from C_{RR} to SPEED FB can be added to slow down the ramping rate. The optimal ramp rate is based on the motor and load parameters and is can be adjusted by varying the value of C_{RR}.



Figure 8. ML4426 Start-up Circuitry for Controlling the Align and Ramp Times

Run Mode (Back EMF Sensing)

At the end of ramp mode the controller goes into run mode. In run mode, the back EMF sensing is enabled and commutation is now under the control of the phase locked loop. Motor speed is now regulated by the speed control loop.

PWM SPEED CONTROL

Speed control is accomplished by setting a speed command at SPEED SET with an input voltage from 0 to 6.9V (V_{REF}). The accuracy of the speed command is determined by the external components R_{VCO} and C_{VCO}. There are a number of methods that can be used to control the speed command of the ML4426. One is to use a 10k Ω potentiometer from V_{REF} to ground with the wiper connected to SPEED SET. If SPEED SET is controlled from a microcontroller, one of its DACs can be used with V_{REF} as its input reference.

The speed command is compared with the sensed speed from SPEED FB through a transconductance error amplifier. The output of the speed error amplifier is SPEED COMP. SPEED COMP is clamped between one diode drop above 3.9V (approximately 4.6V) and one diode drop below 1.7V (approximately 1V) to prevent speed loop "wind-up". Speed loop compensation components are connected to this pin as shown in Figure 9. The speed loop compensation components are calculated as follows:

$$C_{SC} = \frac{26.9 \times N \times V_{MOTOR} \times C_{VCO}}{f_{SB} \times K_e \sqrt{2.5 + 98.696 \times \tau m^2 \times f_{SB}^2}}$$
(9a)

$$R_{SC} = \frac{10}{2\pi \times f_{SB} \times C_{SC}}$$
(9b)

Where f_{SB} is the speed loop bandwidth in Hz.



Figure 9. Speed Control Loop Component Connections

The voltage on SPEED COMP is compared with a ramp oscillator to create a PWM duty cycle. The PWM ramp oscillator creates a sawtooth function from 1.7V to 3.9V as shown in Figure 9. A negative clamp at one diode drop below 1.7V (approximately 1V) starts the oscillator on power up. The frequency of the ramp oscillator is set by a capacitor to ground C_{IOS} and is selected using the following equation:

$$C_{\rm T} = \frac{\frac{1}{f_{\rm PWM}} \times 50\mu A}{24V}$$
(10)

Where f_{PWM} is the PWM frequency in Hz. The PWM duty cycle from the speed control loop is gated the current limit one shot that controls the LA, LB, and LC output drivers.

CROSS CONDUCTION COMPARATOR

When the ML4426 goes from align mode into ramp mode, there is a possibility of cross conduction in phase 3 of the bridge power stage. This cross conduction can happen when HC is on in the align mode shown as state R in Table 1, and the controller transitions to state A in ramp mode where HC is turned off and LC is turned on. Cross conduction can appear due to the differences in turn on and turn off times of the power devices. To solve this problem, the LC output driver is gated off until the HC is equal to $V_{DD} - 3V$ as shown in Figure 10.

BRAKING

When the **BRAKE** pin is pulled below 1.4V, the low side output drivers LA, LB, and LC are turned on and the high side output drivers HA, HB, HC are turned off. Braking causes rapid deceleration of the motor and current limiting is de-activated, and care should be taken when using the **BRAKE** pin. **BRAKE** is has an internal $4k\Omega$ pullup as shown in Figure 10, and can be driven by a switch to ground, an open collector or drain logic signal, or a TTL logic signal.

UNDERVOLTAGE LOCKOUT

Undervoltage lockout is used to protect the 3-phase bridge power stage from a low V_{DD} condition. Undervoltage is triggered at V_{DD} of 9.5V or less and is indicated by a TTL low output on the UV FAULT pin. Undervoltage lockout also turns off all output drivers (LA, LB, LC, HA, HB, and HC). The comparator that triggers undervoltage lockout has 150mV of hystresis.

DESIGN CONSIDERATIONS

INTERFACING TO A 3-PHASE BRIDGE POWER STAGE

The ML4426 output drivers are configured to drive a 3 phase bridge power stage. For applications with buss voltages from 12V up to 80V, level shifting circuitry can be used to drive higher voltage P-channel MOSFETS for the high side switches as shown in Figure 11.

The most flexible configuration is to use high side drivers to control N-Channel MOSFETs (or IGBTs) which allows applications from less than 12V up to 600V. Figure 12 shows the interface between the ML4426 and IR2118 high side drivers from International Rectifier. This configuration is capable of driving motors from busses of up to 320V. The **BRAKE** pin can be pulsed prior to startup with an RC circuit. This charges the bootstrap capacitors (C19, C20, and C21) for the three high side drivers, allowing the reset phase to operate normally. These capacitors must be sized so that they stay sufficiently charged during the align mode. Refer to AN-43 for additional applications information on the ML4426.



Figure 10. Cross Conduction, Brake, and UVLO Circuits



Figure 11. Driving Lower Voltage Motors (12 to 80V)

ML4426



Figure 12. ML4426 High Voltage Motor Drive Application Circuit

PHYSICAL DIMENSIONS inches (millimeters



Package: H32-7 32-Pin (7 x 7 x 1mm) TQFP

Package: P28N 28-Pin Narrow PDIP



PHYSICAL DIMENSIONS inches (millimeters)



ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4426CP (End of Life)	0°C to 70°C	28-Pin PDIP (P28N)
ML4426CS (End of Life)	0°C to 70°C	28-Pin SOIC (S28)
ML4426CH (End of Life)	0°C to 70°C	32-Pin TQFP (H32-7)
ML4426IP (End of Life)	40°C to 85°C	28-Pin PDIP (P28N)
ML4426IS (End of Life)	40°C to 85°C	28-Pin SOIC (S28)
ML4426IH (End of Life)	40°C to 85°C	32-Pin TQFP (H32-7)

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

© 2000 Fairchild Semiconductor Corporation